-
">
公开(公告)号:US20210141604A1
公开(公告)日:2021-05-13
申请号:US17103179
申请日:2020-11-24
Applicant: Intel Corporation
Inventor: Yaniv Fais , Tomer Bar-On , Jacob Subag , Jeremie Dreyfuss , Lev Faivishevsky , Michael Behar , Amit Bleiweiss , Guy Jacob , Gal Leibovich , Itamar Ben-Ari , Galina Ryvchin , Eyal Yaacoby
Abstract: In an example, an apparatus comprises a plurality of execution units and logic, at least partially including hardware logic, to gate at least one of a multiply unit or an accumulate unit in response to an input of value zero. Other embodiments are also disclosed and claimed.
-
公开(公告)号:US10957050B2
公开(公告)日:2021-03-23
申请号:US16688403
申请日:2019-11-19
Applicant: Intel Corporation
Inventor: Hugues Labbe , Tomer Bar-On , John G. Gierach , Gabor Liktor , Andrew T. Lauritzen
IPC: G06T7/194 , G06T15/20 , G06T7/00 , G06T7/11 , H04N19/597 , H04N21/2343 , H04N19/46 , H04N19/587 , H04N21/81 , H04N19/132 , H04N21/478 , H04N19/167 , H04N19/436 , H04N21/4402 , G06T15/50 , H04N21/00 , H04N19/40
Abstract: Systems, apparatuses and methods may provide for technology that partitions a three-dimensional (3D) scene into a plurality of layers including at least a foreground layer and a background layer. Additionally, the foreground layer may be rendered at a first rate and the background layer may be rendered at a second frame rate, wherein the first frame rate is greater than the second frame rate. In one example, the foreground layer and the background layer are composited into a frame.
-
公开(公告)号:US20210012452A1
公开(公告)日:2021-01-14
申请号:US16943984
申请日:2020-07-30
Applicant: Intel Corporation
Inventor: John Gierach , Abhishek Venkatesh , Travis Schluessler , Devan Burke , Tomer Bar-On , Michael Apodaca
Abstract: Embodiments are generally directed to GPU mixed primitive topology type processing. An embodiment of an apparatus includes one or more processor cores; and a memory to store data for graphics processing, wherein the one or more processing cores are to generate in the memory a vertex buffer to store vertex data for a mesh to be rendered and an index buffer to index the vertex data stored in the vertex buffer, the index buffer being structured to include index data for multiple primitive topology types. The one or more processor cores are to process the index data for the plurality of primitive topology types from the index buffer and fetch vertex data from the vertex buffer; and are to set up each primitive topology type of the plurality of primitive topology types for processing in a single draw operation.
-
公开(公告)号:US10606559B2
公开(公告)日:2020-03-31
申请号:US16439174
申请日:2019-06-12
Applicant: INTEL CORPORATION
Inventor: Yaniv Fais , Tomer Bar-On , Jacob Subag , Jeremie Dreyfuss , Lev Faivishevsky , Michael Behar , Amit Bleiweiss , Guy Jacob , Gal Leibovich , Itamar Ben-Ari , Galina Ryvchin , Eyal Yaacoby
Abstract: In an example, an apparatus comprises a plurality of execution units and logic, at least partially including hardware logic, to gate at least one of a multiply unit or an accumulate unit in response to an input of value zero. Other embodiments are also disclosed and claimed.
-
公开(公告)号:US10373365B2
公开(公告)日:2019-08-06
申请号:US15483409
申请日:2017-04-10
Applicant: Intel Corporation
Inventor: Hugues Labbe , Tomer Bar-On , Gabor Liktor , Andrew T. Lauritzen , John G. Gierach
Abstract: Systems, apparatuses and methods may provide for technology that receives, at a topology shader in a graphics pipeline, an object description and generates, at the topology shader, a set of polygons based on the object description. Additionally, the set of polygons may be sent to a vertex shader.
-
26.
公开(公告)号:US20190035363A1
公开(公告)日:2019-01-31
申请号:US15858486
申请日:2017-12-29
Applicant: Intel Corporation
Inventor: Travis Schluessler , Abhishek Venkatesh , John Gierach , Tomer Bar-On , Devan Burke
CPC classification number: G09G5/363 , G06F3/1446 , G06T1/20 , G06T1/60 , G06T3/0093 , G06T7/70 , G06T15/005 , G06T15/20 , G06T15/405 , G06T2210/08 , G06T2210/36 , G06T2210/52 , G09G3/003 , G09G5/001 , G09G5/377 , G09G5/391 , G09G5/397 , G09G2300/026 , G09G2320/0252 , G09G2330/023 , G09G2340/0407 , G09G2340/0428 , G09G2352/00 , G09G2354/00 , G09G2360/06 , G09G2360/08 , G09G2360/121 , G09G2360/122
Abstract: Systems, methods and apparatuses may provide for technology to reduce rendering overhead associated with light field displays. The technology may conduct data formatting, re-projection, foveation, tile binning and/or image warping operations with respect to a plurality of display planes in a light field display.
-
公开(公告)号:US20180307982A1
公开(公告)日:2018-10-25
申请号:US15494887
申请日:2017-04-24
Applicant: Intel Corporation
Inventor: Lev Faivishevsky , Tomer Bar-On , Yaniv Fais , Jacob Subag , Jeremie Dreyfuss , Amit Bleiweiss , Tomer Schwartz
CPC classification number: G06N3/08 , G06N99/005 , G06T1/20
Abstract: In an example, an apparatus comprises a plurality of execution units comprising and logic, at least partially including hardware logic, to receive a plurality of data inputs for training a neural network, wherein the data inputs comprise training data and weights inputs; represent the data inputs in a first form; and represent the weight inputs in a second form. Other embodiments are also disclosed and claimed.
-
公开(公告)号:US20180286053A1
公开(公告)日:2018-10-04
申请号:US15477005
申请日:2017-04-01
Applicant: Intel Corporation
Inventor: Hugues Labbe , Tomer Bar-On , John G. Gierach , Gabor Liktor , Andrew T. Lauritzen
IPC: G06T7/194 , G06T15/20 , G06T7/00 , G06T7/11 , H04N19/597
Abstract: Systems, apparatuses and methods may provide for technology that partitions a three-dimensional (3D) scene into a plurality of layers including at least a foreground layer and a background layer. Additionally, the foreground layer may be rendered at a first rate and the background layer may be rendered at a second frame rate, wherein the first frame rate is greater than the second frame rate. In one example, the foreground layer and the background layer are composited into a frame.
-
29.
公开(公告)号:US09536342B2
公开(公告)日:2017-01-03
申请号:US14461047
申请日:2014-08-15
Applicant: INTEL CORPORATION
Inventor: Uzi Sarel , Tomer Bar-On , Jacob Subag
CPC classification number: G06T15/005 , G06F9/455
Abstract: Automatic partitioning techniques for multi-phase pixel shading are described. In an example embodiment, an apparatus may comprise logic, at least a portion of which is in hardware, the logic to determine one or more respective suitability metrics for each of one or more candidate partitioning policies for a set of pixel shader inputs for a graphics frame, each candidate partitioning policy comprising one or more rules for partitioning the set of pixel shader inputs for multi-phase pixel shading based on quality sensitivity values for the pixel shader inputs, select a partitioning policy for the set of pixel shader inputs from among the one or more candidate partitioning policies based on the determined suitability metrics, and construct a multi-phase pixel shader for the graphics frame by partitioning the set of pixel shader inputs into multiple classes according to the selected partitioning policy. Other embodiments are described and claimed.
Abstract translation: 描述了多相像素着色的自动划分技术。 在示例实施例中,装置可以包括其硬件中的至少一部分的逻辑,用于为图形的一组像素着色器输入确定一个或多个候选分区策略中的每一个的一个或多个相应的适合性度量的逻辑 帧,每个候选分区策略包括用于基于用于像素着色器输入的质量敏感度值来分割用于多相位像素着色的多个像素着色器输入的集合的一个或多个规则,从所述像素着色器输入的集合中选择所述像素着色器输入的分区策略 基于所确定的适合性度量的一个或多个候选分区策略,并且根据所选择的分区策略,将所述像素着色器输入集合划分为多个类,从而构建用于所述图形帧的多相像素着色器。 描述和要求保护其他实施例。
-
公开(公告)号:US12131507B2
公开(公告)日:2024-10-29
申请号:US18191565
申请日:2023-03-28
Applicant: Intel Corporation
Inventor: Tomer Bar-On , Jacob Subag , Yaniv Fais , Jeremie Dreyfuss , Gal Novik , Gal Leibovich , Tomer Schwartz , Ehud Cohen , Lev Faivishevsky , Uzi Sarel , Amitai Armon , Yahav Shadmiy
IPC: G06T9/00 , G06N3/044 , G06N3/045 , G06N3/047 , G06N3/048 , G06N3/084 , G06N3/088 , H04N19/42 , H04N19/436
CPC classification number: G06T9/002 , G06N3/044 , G06N3/045 , G06N3/047 , G06N3/048 , G06N3/084 , G06N3/088 , H04N19/42 , H04N19/436
Abstract: In an example, an apparatus comprises logic, at least partially including hardware logic, to implement a lossy compression algorithm which utilizes a data transform and quantization process to compress data in a convolutional neural network (CNN) layer. Other embodiments are also disclosed and claimed.
-
-
-
-
-
-
-
-
-