-
公开(公告)号:US20190189178A1
公开(公告)日:2019-06-20
申请号:US15846765
申请日:2017-12-19
Applicant: Micron Technology, Inc.
Inventor: Daniele Vimercati
CPC classification number: G11C11/2273 , G11C11/221 , G11C11/2275 , G11C11/2293 , G11C11/2297 , G11C11/5657 , G11C13/004
Abstract: The present disclosure includes apparatuses, methods, and systems for current separation for memory sensing. An embodiment includes applying a sensing voltage to a memory cell having a ferroelectric material, and determining a data state of the memory cell by separating a first current output by the memory cell while the sensing voltage is being applied to the memory cell and a second current output by the memory cell while the sensing voltage is being applied to the memory cell, wherein the first current output by the memory cell corresponds to a first polarization state of the ferroelectric material of the memory cell and the second current output by the memory cell corresponds a second polarization state of the ferroelectric material of the memory cell.
-
公开(公告)号:US20190108866A1
公开(公告)日:2019-04-11
申请号:US16188855
申请日:2018-11-13
Applicant: Micron Technology, Inc.
Inventor: Eric S. Carman
CPC classification number: G11C11/225 , G11C8/08 , G11C11/22 , G11C11/221 , G11C11/2253 , G11C11/2273 , G11C11/2275 , G11C11/2293 , G11C11/5657 , G11C13/047
Abstract: Methods, systems, techniques, and devices for operating a ferroelectric memory cell or cells are described. A first ferroelectric memory cell may be used to charge a second ferroelectric memory cell by transferring charge from a plate of first ferroelectric memory cell to a plate of the second ferroelectric memory cell. In some examples, prior to the transfer of charge, the first ferroelectric memory cell may be selected for a first operation in which the first ferroelectric memory cell transitions from a charged state to a discharged state and the second ferroelectric memory cell may be selected for a second operation during which the second ferroelectric memory cell transitions from a discharged state to a charged state. The discharging of the first ferroelectric memory cell may be used to assist in charging the second ferroelectric memory cell.
-
公开(公告)号:US20190088320A1
公开(公告)日:2019-03-21
申请号:US16056874
申请日:2018-08-07
Applicant: Cypress Semiconductor Corporation
Inventor: Joseph S. Tandingan , Fan Chu , Shan Sun , Jesse J. Siman , Jayant Ashokkumar
IPC: G11C13/00
CPC classification number: G11C13/004 , G11C11/221 , G11C11/2255 , G11C11/2257 , G11C11/2259 , G11C11/2273 , G11C11/2293 , G11C13/0026 , G11C13/0028 , G11C2013/0054
Abstract: A memory device and method of operating the same are disclosed. Generally, the device includes an array of Ferro-electric Random Access Memory cells. Each cell includes a first transistor coupled between a bit-line and a storage node (SN) and controlled by a first wordline (WL1), a second transistor coupled between a reference line and the SN and controlled by a second wordline (WL2), and a ferro-capacitor coupled between the SN and a plateline. The device further includes a sense-amplifier coupled to the bit-line and reference line, and a processing-element configured to issue control signals to WL1, WL2, the plateline and the sense-amplifier. The cell is configured and operated to generate a bit-level reference in which a first voltage pulse is applied to the plateline during a read cycle for the data pulse and a second voltage pulse serves as a reference pulse and as a clear pulse.
-
公开(公告)号:US20190005999A1
公开(公告)日:2019-01-03
申请号:US16104709
申请日:2018-08-17
Applicant: MICRON TECHNOLOGY, INC.
Inventor: SCOTT J. DERNER , CHRISTOPHER J. KAWAMURA
IPC: G11C11/22 , H01L49/02 , H01L27/11514 , H01L27/11507 , H01L27/11502
CPC classification number: G11C11/221 , G11C11/2253 , G11C11/2257 , G11C11/2259 , G11C11/2273 , G11C11/2275 , G11C11/2293 , H01L27/11502 , H01L27/11507 , H01L27/11514 , H01L28/55 , H01L28/90
Abstract: Apparatuses and methods are disclosed that include ferroelectric memory cells. An example ferroelectric memory cell includes two transistors and two capacitors. Another example ferroelectric memory cell includes three transistors and two capacitors. Another example ferroelectric memory cell includes four transistors and two capacitors.
-
公开(公告)号:US20180358078A1
公开(公告)日:2018-12-13
申请号:US16107925
申请日:2018-08-21
Applicant: Micron Technology, Inc.
Inventor: Daniele Vimercati
IPC: G11C11/22
CPC classification number: G11C11/2273 , G11C11/22 , G11C11/221 , G11C11/2293
Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be selected using a selection component that is in electronic communication with a sense amplifier and a ferroelectric capacitor of a ferroelectric memory cell. A voltage applied to the ferroelectric capacitor may be sized to increase the signal sensed during a read operation. The ferroelectric capacitor may be isolated from the sense amplifier during the read operation. This isolation may avoid stressing the ferroelectric capacitor which may otherwise occur due to the applied read voltage and voltage introduce by the sense amplifier during the read operation.
-
公开(公告)号:US10074422B1
公开(公告)日:2018-09-11
申请号:US15714912
申请日:2017-09-25
Applicant: Cypress Semiconductor Corporation
Inventor: Joseph S Tandingan , Fan Chu , Shan Sun , Jesse J Siman , Jayant Ashokkumar
IPC: G11C13/00
CPC classification number: G11C13/004 , G11C11/221 , G11C11/2255 , G11C11/2257 , G11C11/2259 , G11C11/2273 , G11C11/2293 , G11C13/0026 , G11C13/0028 , G11C2013/0054
Abstract: A memory device and method of operating the same are disclosed. Generally, the device includes an array of Ferro-electric Random Access Memory cells. Each cell includes a first transistor coupled between a bit-line and a storage node (SN) and controlled by a first wordline (WL1), a second transistor coupled between a reference line and the SN and controlled by a second wordline (WL2), and a ferro-capacitor coupled between the SN and a plateline. The device further includes a sense-amplifier coupled to the bit-line and reference line, and a processing-element configured to issue control signals to WL1, WL2, the plateline and the sense-amplifier. The cell is configured and operated to generate a bit-level reference in which a first voltage pulse is applied to the plateline during a read cycle for the data pulse and a second voltage pulse serves as a reference pulse and as a clear pulse.
-
公开(公告)号:US20180137907A1
公开(公告)日:2018-05-17
申请号:US15855643
申请日:2017-12-27
Applicant: Micron Technology, Inc.
Inventor: Richard E. Fackenthal
IPC: G11C11/22
CPC classification number: G11C11/2273 , G11C11/221 , G11C11/2257 , G11C11/2293
Abstract: A memory device having a plurality sections of memory cells, such as ferroelectric memory cells (hybrid RAM (HRAM) cells) may provide for concurrent access to memory cells within independent sections of the memory device. A first memory cell may be activated, and it may be determined that a second memory cell is independent of the first memory cell. If the second memory cell is independent of the first memory cell, the second memory cell may be activated prior to the conclusion of operations at the first memory cell. Latching hardware at memory sections may latch addresses at the memory sections in order to allow a new address to be provided to a different section to access the second memory cell.
-
28.
公开(公告)号:US20180137906A1
公开(公告)日:2018-05-17
申请号:US15855152
申请日:2017-12-27
Applicant: Micron Technology, Inc.
Inventor: Daniele Vimercati , Duane R. Mills
CPC classification number: G11C11/2273 , G11C7/1051 , G11C7/1072 , G11C11/2275 , G11C11/2293
Abstract: Methods, systems, and devices for operating a an electronic memory apparatus are described. A logic value stored in a ferroelectric random access memory (FeRAM) cell is read onto a first sensing node of a sense amplifier. The reading is performed through a digit line coupling the FeRAM cell to the first sensing node, while the sense amplifier is in an inactive state. A second sensing node of the sense amplifier is biased to a reference voltage provided by a reference voltage source. The biasing is performed while reading the logic value stored in the FeRAM cell onto the first sensing node. The digit line is isolated from the first sensing node after the reading. The sense amplifier is activated, after isolating the digit line from the first sensing node, to amplify and sense a voltage difference between the first sensing node and the second sensing node.
-
公开(公告)号:US09886991B1
公开(公告)日:2018-02-06
申请号:US15282029
申请日:2016-09-30
Applicant: Micron Technology, Inc.
Inventor: Daniele Vimercati , Duane R. Mills
CPC classification number: G11C11/2273 , G11C7/1051 , G11C7/1072 , G11C11/2275 , G11C11/2293
Abstract: Methods, systems, and devices for operating an electronic memory apparatus are described. A logic value stored in a ferroelectric random access memory (FeRAM) cell is read onto a first sensing node of a sense amplifier. The reading is performed through a digit line coupling the FeRAM cell to the first sensing node, while the sense amplifier is in an inactive state. A second sensing node of the sense amplifier is biased to a reference voltage provided by a reference voltage source. The biasing is performed while reading the logic value stored in the FeRAM cell onto the first sensing node. The digit line is isolated from the first sensing node after the reading. The sense amplifier is activated, after isolating the digit line from the first sensing node, to amplify and sense a voltage difference between the first sensing node and the second sensing node.
-
公开(公告)号:US20180014160A1
公开(公告)日:2018-01-11
申请号:US15713219
申请日:2017-09-22
Applicant: Ivani, LLC
Inventor: John Wootton , Matthew Wootton , Chris Nissman , Victoria Preston , Jonathan Clark , Justin McKinney , Claire Barnes , Zhecan Wang , Xinyu Xiao
CPC classification number: H04W4/023 , G01V1/001 , G01V3/12 , G11C11/221 , G11C11/2257 , G11C11/2259 , G11C11/2273 , G11C11/2293 , G11C11/2297 , H04B17/27 , H04B17/318 , H04L1/0018 , H04L5/006 , H04W4/043 , H04W4/30 , H04W4/80 , H04W64/00
Abstract: Systems and methods for detecting the presence of a body in a network without fiducial elements, using signal absorption, and signal forward and reflected backscatter of radio frequency (RF) waves caused by the presence of a biological mass in a communications network.
-
-
-
-
-
-
-
-
-