中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

76 records (took 0.024 seconds)

    Closed loop CPU performance control
    31.
    发明授权
    Closed loop CPU performance control 有权

    公开(公告)号：US10431181B2

    公开(公告)日：2019-10-01

    申请号：US15471553

    申请日：2017-03-28

    Applicant: Apple Inc.

    Inventor： John G. Dorsey ,  James S. Ismail ,  Keith Cox ,  Gaurav Kapoor

    IPC: G06F5/00 ,  G06F1/26 ,  G09G5/00 ,  G06T1/20 ,  G09G5/18 ,  G06F1/324 ,  G06F1/3296 ,  G06T1/60 ,  G06F1/20 ,  G06T13/80

    Abstract: The invention provides a technique for targeted scaling of the voltage and/or frequency of a processor included in a computing device. One embodiment involves scaling the voltage/frequency of the processor based on the number of frames per second being input to a frame buffer in order to reduce or eliminate choppiness in animations shown on a display of the computing device. Another embodiment of the invention involves scaling the voltage/frequency of the processor based on a utilization rate of the GPU in order to reduce or eliminate any bottleneck caused by slow issuance of instructions from the CPU to the GPU. Yet another embodiment of the invention involves scaling the voltage/frequency of the CPU based on specific types of instructions being executed by the CPU. Further embodiments include scaling the voltage and/or frequency of a CPU when the CPU executes workloads that have characteristics of traditional desktop/laptop computer applications.

    Power management for a graphics processing unit or other circuit
    33.
    发明授权
    Power management for a graphics processing unit or other circuit 有权

    公开(公告)号：US10114446B1

    公开(公告)日：2018-10-30

    申请号：US15284660

    申请日：2016-10-04

    Applicant: Apple Inc.

    Inventor： Patrick Y. Law ,  Robert A. Drebin ,  Keith Cox ,  James S. Ismail

    IPC: G06F1/00 ,  G06F1/32

    Abstract: In one embodiment, a system includes power management control that controls a duty cycle of a processor to manage power. The duty cycle may be the amount of time that the processor is powered on as a percentage of the total time. By frequently powering up and powering down the processor during a period of time, the power consumption of the processor may be controlled while providing the perception that the processor is continuously available. For example, the processor may be a graphics processing unit (GPU), and the period of time over which the duty cycle is managed may be a frame to be displayed on the display screen viewed by a user of the system.

    Method for estimating temperature at a critical point
    36.
    发明授权
    Method for estimating temperature at a critical point 有权
    估计临界点温度的方法

    公开(公告)号：US09546914B2

    公开(公告)日：2017-01-17

    申请号：US13665308

    申请日：2012-10-31

    Applicant: Apple Inc.

    Inventor： Keith Cox ,  Gaurav Kapoor ,  Vaughn Arnold

    IPC: G06F17/00 ,  G01K1/00 ,  G01K7/42 ,  G06F1/20 ,  G01K1/20

    CPC classification number: G06F1/26 ,  G01K1/20 ,  G01K7/42 ,  G01K7/425 ,  G01K7/427 ,  G06F1/206

    Abstract: Methods and apparatuses are disclosed to estimate temperature at one or more critical points in a data processing system comprising modeling a steady state temperature portion of a thermal model at the one or more critical points using regression analysis; modeling the transient temperature portion of the thermal model at the one or more critical points using a filtering algorithm; and generating a thermal model at the one or more critical points by combining the steady state temperature portion of the thermal model with the transient temperature portion of the thermal model. The thermal model may then be used to estimate an instantaneous temperature at the one or more critical points or to predict a future temperature at the one or more critical points.

    Abstract translation: 公开了用于估计数据处理系统中的一个或多个临界点处的温度的方法和装置，其包括使用回归分析来建模所述一个或多个关键点处的热模型的稳态温度部分; 使用滤波算法对一个或多个临界点处的热模型的瞬态温度部分进行建模; 以及通过将热模型的稳态温度部分与热模型的瞬态温度部分组合来在一个或多个关键点处产生热模型。 然后可以使用热模型来估计一个或多个关键点处的瞬时温度或者预测一个或多个关键点处的未来温度。

    Performance control for concurrent animations
    37.
    发明授权
    Performance control for concurrent animations 有权
    并行动画的性能控制

    公开(公告)号：US09477998B2

    公开(公告)日：2016-10-25

    申请号：US14489356

    申请日：2014-09-17

    Applicant: Apple Inc.

    Inventor： John G. Dorsey ,  Keith Cox ,  Cyril de la Cropte de Chanterac ,  Karl D. Vulkan

    IPC: G06T15/00 ,  G06T1/20 ,  G06T13/80 ,  G09G5/18

    CPC classification number: G06T1/20 ,  G06T13/80 ,  G09G5/18 ,  G09G5/363 ,  G09G2330/021 ,  G09G2340/0435 ,  G09G2340/045

    Abstract: The embodiments set forth a technique for targeted scaling of the voltage and/or frequency of hardware components included in a mobile computing device. One embodiment involves independently analyzing the individual frame rates of each animation within a user interface (UI) of a mobile computing device instead of analyzing the frame rate of the UI as a whole. This can involve establishing, for each animation being displayed within the UI, a corresponding performance control pipeline that generates a control signal for scaling a performance mode of the hardware components (e.g., a Central Processing Unit (CPU)) included in the mobile computing device. In this manner, the control signals generated by the performance control pipelines can be aggregated to produce a control signal that causes a power management component to scale the performance mode(s) of the hardware components.

    Abstract translation: 这些实施例提出了用于针对包括在移动计算设备中的硬件组件的电压和/或频率进行目标缩放的技术。 一个实施例涉及独立地分析移动计算设备的用户界面（UI）内的每个动画的各个帧速率，而不是分析整个UI的帧速率。 这可以涉及为在UI内显示的每个动画建立相应的性能控制流水线，其生成用于缩放包括在移动计算设备中的硬件组件（例如，中央处理单元（CPU））的性能模式的控制信号 。 以这种方式，可以聚合由性能控制管线产生的控制信号，以产生控制信号，该控制信号使得功率管理部件缩放硬件部件的性能模式。

    TELEMETRY FOR POWER AND THERMAL MANAGEMENT
    38.
    发明申请
    TELEMETRY FOR POWER AND THERMAL MANAGEMENT 有权
    电力和热力管理电报

    公开(公告)号：US20160018871A1

    公开(公告)日：2016-01-21

    申请号：US14336377

    申请日：2014-07-21

    Applicant: Apple Inc.

    Inventor： Parin Patel ,  Keith Cox

    IPC: G06F1/32

    CPC classification number: G06F1/3234 ,  G06F1/3206

    Abstract: Power and thermal management that uses trigger circuits to activate power telemetry. A power consumption level of a subsystem is monitored using a trigger circuit while power telemetry mode for the subsystem is inactive. When the monitored power consumption level exceeds a threshold, the trigger circuit activates the power telemetry mode of operation in which telemetry information of the subsystem is provided to a controller. Power consumption of the subsystem is then managed by the controller based on telemetry information obtained under the power telemetry mode. The controller can determine whether a power consumption level of the subsystem has dropped below a threshold, based on telemetry information obtained under the power telemetry mode. The controller may terminate the power telemetry mode when the power consumption level has dropped below the threshold. Other embodiments are also described and claimed.

    Abstract translation: 电力和热管理，使用触发电路激活电力遥测。 子系统的功耗级别使用触发电路进行监控，而子系统的功率遥测模式则不起作用。 当监视的功率消耗水平超过阈值时，触发电路激活向控制器提供子系统的遥测信息的电力遥测操作模式。 然后由控制器根据电力遥测模式获得的遥测信息来管理子系统的功耗。 基于在电力遥测模式下获得的遥测信息，控制器可以确定子系统的功率消耗水平是否下降到阈值以下。 当功耗水平降到阈值以下时，控制器可以终止电力遥测模式。 还描述和要求保护其他实施例。

    THERMAL MANAGEMENT OF AN INTEGRATED CIRCUIT
    39.
    发明申请
    THERMAL MANAGEMENT OF AN INTEGRATED CIRCUIT 有权
    集成电路的热管理

    公开(公告)号：US20140365793A1

    公开(公告)日：2014-12-11

    申请号：US14297472

    申请日：2014-06-05

    Applicant: Apple Inc.

    Inventor： Keith Cox ,  Kit-Man Wan ,  Gaurav Kapoor

    IPC: G06F1/20 ,  G06F1/32

    CPC classification number: G06F1/206 ,  G06F1/3203 ,  Y02D10/16

    Abstract: Methods for thermal management of an integrated circuit are disclosed. In particular, a dual control loop, having a first control loop and a second control loop, is used to maintain the temperature of an integrated circuit at a first temperature and a second temperature, respectively. In order to prevent the integrated circuit from overheating during periods of rapid temperature increase, the second control loop may be configured to control temperature at the second temperature below the specification limit of the integrated circuit by reducing power to the integrated circuit. The second control loop samples and maintains temperature of the integrated circuit at time intervals relatively faster than that of the first control loop. However, the second control loop is configured to release control to the first control loop when the temperature of the integrated circuit is reduced. The first control loop may then control power to the integrated circuit.

    Abstract translation: 公开了集成电路的热管理方法。 特别地，使用具有第一控制回路和第二控制回路的双重控制回路来将集成电路的温度分别维持在第一温度和第二温度。 为了防止集成电路在快速升温期间过热，第二控制回路可以被配置为通过降低集成电路的功率来将第二温度的温度控制在集成电路的规格极限以下。 第二控制回路以比第一控制回路相对更快的时间间隔采样和维持集成电路的温度。 然而，当集成电路的温度降低时，第二控制回路被配置为释放对第一控制回路的控制。 然后，第一控制环路可以控制集成电路的电力。

Patent Agency Ranking