-
公开(公告)号：US12003778B2
公开(公告)日：2024-06-04
申请号：US17830577
申请日：2022-06-02
Inventor： Virginie Drugeon , Takahiro Nishi , Kiyofumi Abe , Tadamasa Toma , Yusuke Kato
IPC: H04N19/70 , H04N19/172 , H04N19/174
CPC classification number: H04N19/70 , H04N19/172 , H04N19/174
Abstract: An encoder includes circuitry and memory coupled to the circuitry. The circuitry: assigns a picture level slice index and a subpicture level slice index to each of the slices, the picture level slice index being assigned at a picture level, the subpicture level slice index being assigned at a subpicture level; for each of the slices, encodes the subpicture level slice index of the slice into a slice header of the slice; and encodes each of the slices into a bitstream. The picture level slice index assigned to a current slice to be processed that is included in a current subpicture to be processed is calculated by adding (i) the subpicture level slice index of the current slice and (ii) a total number of slices included in one or more subpictures that have been encoded prior to the current subpicture out of the subpictures.
-
公开(公告)号：US20240146968A1
公开(公告)日：2024-05-02
申请号：US18410372
申请日：2024-01-11
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/65 , H04N19/109 , H04N19/157 , H04N19/176 , H04N19/51
CPC classification number: H04N19/65 , H04N19/109 , H04N19/157 , H04N19/176 , H04N19/51
Abstract: An encoder that encodes a moving picture using an inter prediction process, and includes circuitry and memory coupled to the circuitry. In the inter prediction process, when performing a correction process which is a local illumination compensation (LIC) process for a prediction image, the circuitry, in operation; performs the correction process on a prediction image generated using a finally-derived motion vector that is finally derived in a stage before the correction process; and after the correction process, determines, as a final prediction image, the prediction image subjected to the correction process, without applying other correction process on the prediction image.
-
公开(公告)号：US11971546B2
公开(公告)日：2024-04-30
申请号：US18325906
申请日：2023-05-30
Inventor： Ryuichi Kanoh , Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N11/02 , B60K35/00 , F21V8/00 , G02B5/04 , G02B6/00 , G02B19/00 , G02B27/01 , H04N19/124 , H04N19/159 , H04N19/176 , H04N19/18 , H04N19/66 , H04N19/91 , H04N19/96 , G09G3/34
CPC classification number: G02B27/0149 , B60K35/00 , G02B5/045 , G02B6/00 , G02B6/002 , G02B6/0023 , G02B6/0025 , G02B6/003 , G02B6/0048 , G02B6/0068 , G02B19/0028 , G02B19/0061 , G02B27/0101 , H04N19/124 , H04N19/159 , H04N19/176 , H04N19/18 , H04N19/66 , H04N19/91 , H04N19/96 , G02B2027/015 , G02B2027/0154 , G09G3/3426 , G09G2380/10
Abstract: An image encoder performs a first partitioning including using a first partition mode, without writing first splitting information indicative of the first partition mode into a bitstream, to split a first block into a plurality of second blocks in response to that the first block is located adjacent to an edge of a picture and that the dimensions of the first block satisfy a first condition; and performs a second partitioning on the second block by writing second splitting information indicative of a second partition mode into the bitstream, wherein the second partition mode allows at least one of a quad tree splitting and a binary splitting, and using the second partition mode to split the second block into a plurality of coding units (CUs), wherein the second partition mode prohibits the quad tree splitting of the second block in certain conditions.
-
公开(公告)号：US11968378B2
公开(公告)日：2024-04-23
申请号：US17994591
申请日：2022-11-28
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma
IPC: H04N19/196 , H04N19/105 , H04N19/14 , H04N19/176 , H04N19/436
CPC classification number: H04N19/196 , H04N19/105 , H04N19/14 , H04N19/176 , H04N19/436
Abstract: An encoder includes circuitry and memory connected to the circuitry. In operation, the circuitry: derives a correction parameter using only a neighboring reconstructed image that neighbors a processing unit which has a determined size and is located at an upper left of a current block to be processed in an image, among neighboring reconstructed images that neighbor the current block, and performs correction processing of the current block based on the correction parameter derived, when the current block has a size larger than the determined size.
-
公开(公告)号：US11959740B2
公开(公告)日：2024-04-16
申请号：US16299564
申请日：2019-03-12
Inventor： Takahiro Nishi , Tadamasa Toma , Toshiyasu Sugio , Toru Matsunobu , Satoshi Yoshikawa , Tatsuya Koyama
CPC classification number: G01B21/04 , G01B11/00 , G01B21/00 , G06T9/001 , G06T9/004 , G08G1/161 , H04L67/04 , H04L67/5651
Abstract: A three-dimensional data creation method for use in a vehicle including a sensor and a data receiver that transmits and receives three-dimensional data to and from an external device. The three-dimensional data creation method includes: creating second three-dimensional data based on information detected by the sensor and first three-dimensional data received by the data receiver; and transmitting, to the external device, third three-dimensional data that is part of the second three-dimensional data.
-
Patent Agency Ranking
公开(公告)号：US11895322B2
公开(公告)日：2024-02-06
申请号：US18056963
申请日：2022-11-18
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Ryuichi Kanoh , Chong Soon Lim , Ru Ling Liao , Hai Wei Sun , Sughosh Pavan Shashidhar , Han Boon Teo , Jing Ya Li
IPC: H04N11/02 , H04N19/52 , H04N19/119 , H04N19/176
CPC classification number: H04N19/52 , H04N19/119 , H04N19/176
Abstract: An encoder includes circuitry and memory. Using the memory, the circuitry, in operation, selects an encoding mode from among candidates including a decoder-side motion vector refinement (DMVR) encoding mode and a partition encoding mode. When the DMVR encoding mode is selected, the circuitry: obtains a first motion vector for a first image block; derives a second motion vector from the first motion vector using motion search; and generates a prediction image for the first image block using the second motion vector. When the partition encoding mode is selected, the circuitry: determines a plurality of partitions in a second image block; obtains a third motion vector for each partition; and generates a prediction image for the second image block using the third motion vector, without deriving a fourth motion vector from the third motion vector using motion search.
-
公开(公告)号：US11889105B2
公开(公告)日：2024-01-30
申请号：US18057440
申请日：2022-11-21
Inventor： Kiyofumi Abe , Takahiro Nishi , Tadamasa Toma , Ryuichi Kanoh , Chong Soon Lim , Ru Ling Liao , Hai Wei Sun , Sughosh Pavan Shashidhar , Han Boon Teo , Jing Ya Li
IPC: H04N11/02 , H04N19/52 , H04N19/119 , H04N19/176
CPC classification number: H04N19/52 , H04N19/119 , H04N19/176
Abstract: An encoder includes circuitry and memory. Using the memory, the circuitry, in operation, selects an encoding mode from among candidates including a decoder-side motion vector refinement (DMVR) encoding mode and a partition encoding mode. When the DMVR encoding mode is selected, the circuitry: obtains a first motion vector for a first image block; derives a second motion vector from the first motion vector using motion search; and generates a prediction image for the first image block using the second motion vector. When the partition encoding mode is selected, the circuitry: determines a plurality of partitions in a second image block; obtains a third motion vector for each partition; and generates a prediction image for the second image block using the third motion vector, without deriving a fourth motion vector from the third motion vector using motion search.
-
公开(公告)号：US11882283B2
公开(公告)日：2024-01-23
申请号：US18148990
申请日：2022-12-30
Inventor： Sughosh Pavan Shashidhar , Hai Wei Sun , Chong Soon Lim , Ru Ling Liao , Han Boon Teo , Jing Ya Li , Takahiro Nishi , Kiyofumi Abe , Ryuichi Kanoh , Tadamasa Toma
IPC: H04N11/02 , H04N19/119 , H04N19/176 , H04N19/184 , H04N19/60
CPC classification number: H04N19/119 , H04N19/176 , H04N19/184 , H04N19/60
Abstract: An encoder includes circuitry and a memory coupled to the circuitry. The circuitry, in operation, determines whether or not a ternary split process of splitting a block into three sub blocks in a first direction parallel to a first longer side of the block is allowed by comparing a size of a second shorter side of the block to a minimum threshold value. The circuitry, responsive to the ternary split process being allowed, writes, into a bitstream, a split direction parameter indicative of a splitting direction. The circuitry, in operation, splits the block into a plurality of sub blocks in a direction indicated by the split direction parameter; splits the block into a plurality of sub blocks in a second direction parallel to the second shorter side of the block when the ternary split process is not allowed; and encodes the plurality of sub blocks.
-
公开(公告)号：US11876992B2
公开(公告)日：2024-01-16
申请号：US17743348
申请日：2022-05-12
Inventor： Chong Soon Lim , Hai Wei Sun , Sughosh Pavan Shashidhar , Ru Ling Liao , Han Boon Teo , Takahiro Nishi , Ryuichi Kanoh , Tadamasa Toma
IPC: H04N19/44 , H04N19/119 , H04N19/124 , H04N19/13 , H04N19/159 , H04N19/176
CPC classification number: H04N19/44 , H04N19/119 , H04N19/124 , H04N19/13 , H04N19/159 , H04N19/176
Abstract: An image decoder parses an encoded bitstream to obtain a first parameter and a second parameter, and derives a partition mode based on the first and second parameters. Responsive to the derived partition mode being a first partition mode, the image decoder executes the first partition mode including; splitting a block of a picture into a plurality of first blocks including a N×2N block sized N pixels by 2N pixels; splitting the N×2N block, wherein a ternary split is allowed to split the N×2N block in a vertical direction, which is a direction along the 2N pixels, into a plurality of sub blocks including at least one sub block sized N/4×2N, while a binary split is not allowed to split the N×2N block in the vertical direction into two sub blocks that are equally sized N/2×2N; and decoding the plurality of sub blocks.
-
公开(公告)号：US11849166B2
公开(公告)日：2023-12-19
申请号：US17167174
申请日：2021-02-04
Inventor： Tadamasa Toma , Noritaka Iguchi , Hisaya Katou
IPC: H04N21/262 , H04N21/234 , H04N21/242 , H04N21/8547 , H04N21/858 , H04N21/236 , H04N21/2365 , H04N21/235 , H04N21/84 , H04N21/43
CPC classification number: H04N21/26283 , H04N21/2353 , H04N21/2365 , H04N21/23424 , H04N21/23614 , H04N21/242 , H04N21/43072 , H04N21/84 , H04N21/8547 , H04N21/8586
Abstract: A transmitting method according to one aspect of the present disclosure includes transmitting a first stream, the first stream including: timing update identification information id1 indicating whether or not a correspondence relationship between a first reference clock and a second reference clock has been updated, the first reference clock being used to transmit and receive the first stream, and the second reference clock being used to transmit and receive a second stream related to another content to be reproduced in synchronization with the content related to the first stream; a first time according to the first reference clock; and a second time according to the second reference clock, the second time being associated with the first time based on the updated correspondence relationship.
-
-
-
-
-
-
-
-
-
Search Results
496
records
(took 0.056 seconds)
