-
31.发明授权公开(公告)号：US09019727B2
公开(公告)日：2015-04-28
申请号：US13552360
申请日：2012-07-18
摘要： An isolated flyback converter having temperature compensation (TC) uses primary side sensing and an output diode, the output diode having a variable voltage drop related to its temperature. A feedback voltage VFB, proportional to the output voltage VOUT, in a feedback loop is compared to a fixed reference voltage VREF for setting a duty cycle of a power switch, wherein VFB is caused to approximately equal VREF. A TC circuit has a voltage source configured to generate a proportional-to-absolute-temperature voltage VPTAT, wherein VPTAT is at approximately VREF at a calibration temperature T0 and rises as a temperature exceeds T0. The voltage source is connected to the VFB node via a TC resistor RTC, so that at T0 no current flows through RTC. Therefore, the selection of the optimal RTC does not affect the selection of a scaling resistance for generating VFB. The current through RTC at elevated temperatures compensates VOUT.
摘要翻译： 具有温度补偿（TC）的隔离反激式转换器使用初级侧感测和输出二极管，输出二极管具有与其温度相关的可变电压降。 将与反馈回路中的输出电压VOUT成比例的反馈电压VFB与用于设定电源开关的占空比的固定参考电压VREF进行比较，其中使VFB大致相等于VREF。 TC电路具有被配置为产生比例绝对温度电压VPTAT的电压源，其中VPTAT在校准温度T0处大约为VREF，并且随着温度超过T0而升高。 电压源通过TC电阻RTC连接到VFB节点，使得在T0，没有电流流经RTC。 因此，最优RTC的选择不会影响生成VFB的缩放电阻的选择。 在高温下通过RTC的电流补偿了VOUT。
-
32.发明授权公开(公告)号：US08947101B2
公开(公告)日：2015-02-03
申请号：US13734581
申请日：2013-01-04
发明人： Bernhard Helmut Engl
CPC分类号： G01R35/005 , G01R1/203 , G01R17/105 , G01R27/14 , G01R27/16
摘要： Method and system for measuring the resistance of a resistive structure having at least three nodes. A first calibration signal is determined by measuring a voltage at an output of the resistance structure when no calibration current is injected into a third node between the first and second nodes of the structure. A calibration current is then injected into the third node and a second calibration signal is determined. The absolute value of the difference between the first calibration signal and the second calibration signal is determined, the absolute value being proportional to a product of the resistance of the resistive structure and the calibration current.
摘要翻译： 用于测量具有至少三个节点的电阻结构的电阻的方法和系统。 当没有校准电流注入结构的第一和第二节点之间的第三节点时，通过测量电阻结构的输出端的电压来确定第一校准信号。 然后将校准电流注入到第三节点中，并且确定第二校准信号。 确定第一校准信号和第二校准信号之间的差的绝对值，绝对值与电阻结构的电阻与校准电流的乘积成比例。
-
公开(公告)号：US08908779B2
公开(公告)日：2014-12-09
申请号：US13458765
申请日：2012-04-27
CPC分类号： H04L25/0278 , H04L25/0272
摘要： A method and interface for serial communication is provided. The interface includes a differential input/output having a first node and a second node. There are several input/output nodes arranged to receive serial interface signals. The interface includes a transmitter configured to drive a twisted pair cable at the differential input/output. There is a receiver coupled to the differential input/output that includes a window comparator. A serial port control unit provides serial data to the transmitter and receives serial data from the receiver. The serial communications interface transmits serial data to and receives serial data from a second serial communications interface independent of a reference clock and is galvanically isolated from the second serial communications interface.
摘要翻译： 提供串行通信的方法和接口。 该接口包括具有第一节点和第二节点的差分输入/输出。 布置有几个输入/输出节点来接收串行接口信号。 该接口包括配置为在差分输入/输出处驱动双绞线电缆的发射器。 存在耦合到差分输入/输出的接收器，其包括窗口比较器。 串行端口控制单元向发送器提供串行数据，并从接收器接收串行数据。 串行通信接口将串行数据传送到独立于参考时钟的第二串行通信接口并从其接收串行数据，并与第二串行通信接口电隔离。
-
公开(公告)号：US20140312866A1
公开(公告)日：2014-10-23
申请号：US13969893
申请日：2013-08-19
摘要： A linear regulator integrated circuit may be formed having four external terminals including a voltage input (Vin) terminal, a voltage output (Vout) terminal, a Set terminal, and an operational amplifier (op amp) power terminal. A user connects an external resistor to the Set terminal for creating a reference voltage. An op amp controls a pass (or series transistor) to cause an output voltage at the Vout terminal to equal the reference voltage. The op amp has a first power supply terminal internally coupled to the Vin terminal and a second power supply terminal coupled to the op amp power terminal. The op amp power terminal allows a user to externally couple the op amp second power supply terminal to either the Vout pin (for high voltage applications), system ground (for medium voltage applications), or another voltage (to provide additional headroom in very low voltage applications).
摘要翻译： 线性稳压器集成电路可以形成为具有包括电压输入（Vin）端子，电压输出（Vout）端子，设置端子和运算放大器（运算放大器）功率端子）的四个外部端子。 用户将外部电阻连接到设置端子以创建参考电压。 运算放大器控制通过（或串联晶体管），使Vout端子处的输出电压等于参考电压。 运算放大器具有内部耦合到Vin端子的第一电源端子和耦合到运算放大器电源端子的第二电源端子。 运算放大器电源端子允许用户将运算放大器第二电源端子外部耦合到Vout引脚（用于高电压应用），系统地（用于中压应用）或另一电压（以提供更低的额外余量） 电压应用）。
-
公开(公告)号：US08866554B2
公开(公告)日：2014-10-21
申请号：US13829807
申请日：2013-03-14
发明人： Thomas Lloyd Botker
IPC分类号： H03F3/45
CPC分类号： H03F1/0266 , H03F3/45183 , H03F3/45475 , H03F2200/447 , H03F2203/45248 , H03F2203/45466 , H03F2203/45512 , H03F2203/45702
摘要： A method of improving the slew rate of an amplifier is described where a differential pair of transistors receives a differential first control signal and second control signal. The tail current for the transistors is provided by a tail current regulator. The same control signals are applied to a slew boost controller, whose output increases as the differential between the control signals increase. The tail current regulator generates a bias signal that sets a minimum tail current. The tail current is controlled to be the minimum tail current until the slew boost output signal exceeds a threshold, whereupon the tail current increases in response to an increasing differential between the control signals. Common mode rejection is not adversely affected by the slew boost controller generating a slightly varying current under common mode conditions due to the minimum tail current.
摘要翻译： 描述了一种提高放大器的转换速率的方法，其中差分对晶体管接收差分第一控制信号和第二控制信号。 晶体管的尾电流由尾电流调节器提供。 相同的控制信号被施加到压摆升压控制器，其输出随着控制信号之间的差异增加而增加。 尾电流调节器产生设置最小尾电流的偏置信号。 尾电流被控制为最小尾电流，直到转换升压输出信号超过阈值为止，因此尾电流响应于控制信号之间的差增加而增加。 由于最小的尾电流，共模抑制不会在共模状态下产生略微变化的电流的压摆升压控制器产生不利影响。
-
公开(公告)号：US08841962B1
公开(公告)日：2014-09-23
申请号：US13871981
申请日：2013-04-26
发明人： Gerd Trampitsch
CPC分类号： H03F3/45475 , H03F2203/45514
摘要： Methods and systems for a differential correlated double sampling (CDS) switched capacitor integrator circuit. The circuit includes a differential amplifier that has a differential input and a differential output. There is a first feedback path between the negative output node and the positive input node, and a second feedback path between the positive output node and the negative input node. Each feedback path includes an integration capacitor and at least one switch that has a parasitic capacitance. A first capacitive element is coupled between the negative input node and the negative output node, and a second capacitive element is coupled between the positive input node and the positive output node. Each capacitive element is configured to cancel the parasitic capacitance of its corresponding feedback path.
摘要翻译： 差分相关双采样（CDS）开关电容积分电路的方法和系统。 该电路包括具有差分输入和差分输出的差分放大器。 在负输出节点和正输入节点之间存在第一反馈路径，以及在正输出节点和负输入节点之间的第二反馈路径。 每个反馈路径包括积分电容器和至少一个具有寄生电容的开关。 第一电容元件耦合在负输入节点和负输出节点之间，第二电容元件耦合在正输入节点和正输出节点之间。 每个电容元件被配置为抵消其对应的反馈路径的寄生电容。
-
公开(公告)号：US08831211B2
公开(公告)日：2014-09-09
申请号：US10991387
申请日：2004-11-19
摘要： Circuitry and methodology for providing data transmission in a Power over Ethernet (PoE) system having a Power Sourcing Equipment (PSE) for providing power to a PoE link, and a Powered Device (PD) coupled to the PoE link for receiving the power from the PSE. The PSE and PD support data communication with each other in a common mode between two pairs of lines in an Ethernet twisted pair cable.
摘要翻译： 在具有用于向PoE链路供电的供电设备（PSE）的PoE系统中提供数据传输的电路和方法，以及耦合到PoE链路的有源设备（PD），用于从 PSE。 PSE和PD在以太网双绞线电缆中的两条线路之间以共模的方式支持数据通信。
-
38.发明授权公开(公告)号：US08823352B2
公开(公告)日：2014-09-02
申请号：US13180460
申请日：2011-07-11
申请人： Jindong Zhang
发明人： Jindong Zhang
CPC分类号： H02M3/1588 , H02M1/14 , H02M2001/0009 , Y02B70/1466
摘要： In a current mode controlled switching power supply, current through the inductor is sensed to determine when to turn off or on the switching transistors. The inductor current has a higher frequency AC component and a lower frequency DC component. The AC current feedback path, sensing the ramping ripple current, is separate from the DC current path, sensing the lower frequency average current. Separating the current sensing paths allows the signal to noise ratio of the AC sense signal to be increased and allows the switching noise to be filtered from the DC sense signal. The gain of the DC sense signal is adjusted so that the DC sense signal has the proper proportion to the AC sense signal. The AC sense signal and the DC sense signal are combined by a summing circuit. The composite sense signal is applied to a PWM comparator to control the duty cycle of the switch.
摘要翻译： 在电流模式控制的开关电源中，感测通过电感器的电流以确定何时关断或在开关晶体管上。 电感电流具有较高频率的交流分量和较低频率的直流分量。 检测斜坡纹波电流的交流电流反馈路径与直流电流路径分离，感测较低的频率平均电流。 分离电流感测路径允许增加AC感测信号的信噪比，并允许从DC感测信号滤波开关噪声。 调整DC感测信号的增益，使得DC感测信号与AC感测信号具有适当的比例。 AC感测信号和DC感测信号由求和电路组合。 复合感测信号被施加到PWM比较器以控制开关的占空比。
-
39.发明申请HIGH-FREQUENCY RMS-DC CONVERTER USING CHOPPER-STABILIZED SQUARE CELLS 有权使用CHOPPER稳定平方细胞的高频RMS-DC转换器公开(公告)号：US20140233288A1
公开(公告)日：2014-08-21
申请号：US14092131
申请日：2013-11-27
摘要： An RMS-DC converter includes a chopper-stabilized square cell that eliminates offset, thus enabling high-bandwidth operation. The chopper-stabilized offset requires only a small portion of the circuitry (i.e., a single component square cell) which operates at high frequencies, and is amenable to using high-bandwidth component square cells. Using the chopping technique minimizes required device sizes without compromising an acceptable square cell dynamic range, thereby maximizing the square cell bandwidth. The RMS-DC converter consumes less power than conventional RMS-to-DC converters that requires a high-frequency variable gain amplifier.
摘要翻译： RMS-DC转换器包括消除偏移的斩波稳定的方形单元，从而实现高带宽操作。 斩波稳定的偏移仅需要在高频下工作的电路（即，单个分量方形小区）的一小部分，并且可以使用高带宽分量方形小区。 使用斩波技术最小化所需的设备尺寸，而不会影响可接受的平方单元动态范围，从而最大化平方单元带宽。 与需要高频可变增益放大器的常规RMS-DC转换器相比，RMS-DC转换器的功耗更低。
-
40.发明授权Voltage-mode band-gap reference circuit with temperature drift and output voltage trims 有权具有温度漂移和输出电压调整的电压模式带隙参考电路公开(公告)号：US08791683B1
公开(公告)日：2014-07-29
申请号：US13037090
申请日：2011-02-28
CPC分类号： G05F3/30
摘要： A monolithic voltage reference circuit may include a voltage-mode band-gap reference circuit, a temperature independent differential current source, and a temperature dependent differential current source. The voltage-mode band-gap reference circuit may include an error amplifier having differential input nodes. The temperature independent differential current source may be configured to add in or subtract from the differential input nodes a substantially temperature independent differential current with an allocation between the nodes that is controlled by a selectable output voltage trim setting. The temperature dependent differential current source may be configured to add in or subtract from the differential input nodes a substantially temperature dependent differential current with an allocation between the nodes that is controlled by a selectable temperature drift trim setting.
摘要翻译： 单片电压参考电路可以包括电压模式带隙参考电路，温度无关的差分电流源和与温度相关的差分电流源。 电压模式带隙参考电路可以包括具有差分输入节点的误差放大器。 温度无关差动电流源可以被配置为在差分输入节点中加入或减去基本上与温度无关的差分电流，并且通过由可选择的输出电压调整设置来控制的节点之间的分配。 温度相关差分电流源可以被配置为通过由可选择的温度漂移修整设置来控制的节点之间的分配，在差分输入节点中加入或减去基本上温度相关的差分电流。
-
-
-
-
-
-
-
-
-
搜索结果
822 条记录 (耗时 0.031 秒)
