-
公开(公告)号:US12062607B2
公开(公告)日:2024-08-13
申请号:US17958986
申请日:2022-10-03
Applicant: Micron Technology, Inc.
Inventor: Owen R. Fay , Chan H. Yoo
IPC: H01L23/522 , H01L23/31 , H01L23/528 , H01L25/065 , H01M50/414 , H05K9/00
CPC classification number: H01L23/5226 , H01L23/3114 , H01L23/3121 , H01L23/528 , H01L25/0657 , H01M50/414 , H05K9/0083 , H01H2227/014 , H01L2224/80855
Abstract: Semiconductor device package assemblies and associated methods are disclosed herein. The semiconductor device package assembly includes (1) a base component having a front side and a back side, the base component having a first metallization structure at the front side; (2) a semiconductor device package having a first side, a second side with a recess, and a second metallization structure at the first side and a contacting region exposed in the recess at the second side; (3) an interconnect structure at least partially positioned in the recess at the second side of the semiconductor device package; and (4) a thermoset material or structure between the front side of the base component and the second side of the semiconductor device package. The interconnect structure is in the thermoset material and includes discrete conductive particles electrically coupled to one another.
-
公开(公告)号:US20240120283A1
公开(公告)日:2024-04-11
申请号:US18381061
申请日:2023-10-17
Applicant: Micron Technology, Inc.
Inventor: Owen Fay , Chan H. Yoo
IPC: H01L23/538 , H01L21/48 , H01L21/8234 , H01L23/00 , H01L23/14 , H01L25/18
CPC classification number: H01L23/5389 , H01L21/4857 , H01L21/486 , H01L21/823475 , H01L23/147 , H01L23/5383 , H01L24/19 , H01L24/24 , H01L24/25 , H01L25/18 , H01L2224/24137 , H01L2224/24146 , H01L2224/2518 , H01L2924/1431 , H01L2924/1436 , H01L2924/1437 , H01L2924/1438 , H01L2924/1443
Abstract: Described are semiconductor interposer, and microelectronic device assemblies incorporating such semiconductor interposers. The described interposers include multiple redistribution structures on each side of the core; each of which may include multiple individual redistribution layers. The interposers may optionally include circuit elements, such as passive and/or active circuit. The circuit elements may be formed at least partially within the semiconductor core.
-
43.
公开(公告)号:US20230154823A1
公开(公告)日:2023-05-18
申请号:US18154615
申请日:2023-01-13
Applicant: Micron Technology, Inc.
Inventor: Hyunsuk Chun , Xiaopeng Qu , Chan H. Yoo
IPC: H01L23/373 , H01L23/00 , H01L23/367 , H01L23/498
CPC classification number: H01L23/373 , H01L24/16 , H01L23/367 , H01L23/498 , H01L21/481
Abstract: Semiconductor device assemblies are provided with a package substrate including one or more layers of thermally conductive material configured to conduct heat generated by one or more of semiconductor dies of the assemblies laterally outward towards an outer edge of the assembly. The layer of thermally conductive material can comprise one or more allotropes of carbon, such as diamond, graphene, graphite, carbon nanotubes, or a combination thereof. The layer of thermally conductive material can be provided via deposition (e.g., sputtering, PVD, CVD, or ALD), via adhering a film comprising the layer of thermally conductive material to an outer surface of the package substrate, or via embedding a film comprising the layer of thermally conductive material to within the package substrate.
-
公开(公告)号:US11589480B2
公开(公告)日:2023-02-21
申请号:US17523750
申请日:2021-11-10
Applicant: Micron Technology, Inc.
Inventor: Thomas H. Kinsley , George E. Pax , Yogesh Sharma , Gregory A. King , Chan H. Yoo , Randon K. Richards
IPC: H05K7/20 , H01L23/367 , H01L23/373 , G06F1/20 , H01L23/467
Abstract: Systems, apparatuses, and methods for thermal dissipation on or from an electronic device are described. An apparatus may have a printed circuit board (PCB) having an edge connector. At least one integrated circuit device may be disposed on a surface of the PCB. A tubular heat spreader may be disposed along an edge of the PCB opposite the edge connector.
-
公开(公告)号:US11574820B2
公开(公告)日:2023-02-07
申请号:US16896043
申请日:2020-06-08
Applicant: Micron Technology, Inc.
Inventor: Owen R. Fay , Chan H. Yoo
Abstract: Methods for manufacturing semiconductor devices having a flexible reinforcement structure, and associated systems and devices, are disclosed herein. In one embodiment, a method of manufacturing a semiconductor device includes electrically coupling at least one semiconductor die to a redistribution structure on a first carrier. The semiconductor die can include a first surface connected to the redistribution structure and a second surface spaced apart from the redistribution structure. The method also includes reducing a thickness of the semiconductor die to no more than 10 μm. The method further includes coupling a flexible reinforcement structure to the second surface of the at least one semiconductor die.
-
公开(公告)号:US20230005904A1
公开(公告)日:2023-01-05
申请号:US17931284
申请日:2022-09-12
Applicant: Micron Technology, Inc.
Inventor: Owen R. Fay , Chan H. Yoo
Abstract: An interposer comprises a semiconductor material and includes cache memory under a location on the interposer for a host device. Memory interface circuitry may also be located under one or more locations on the interposer for memory devices. Microelectronic device assemblies incorporating such an interposer and comprising a host device and multiple memory devices are also disclosed, as are methods of fabricating such microelectronic device assemblies.
-
公开(公告)号:US11410981B2
公开(公告)日:2022-08-09
申请号:US17087043
申请日:2020-11-02
Applicant: Micron technology, inc.
Inventor: Chan H. Yoo , Owen R. Fay
IPC: H01L25/18 , H01L25/00 , H01L23/00 , H01L23/522 , H01L23/48
Abstract: A semiconductor device assembly that includes first and second semiconductor devices connected directly to a first side of a substrate and a plurality of interconnects connected to a second side of the substrate. The substrate is configured to enable the first and second semiconductor devices to communicate with each other through the substrate. The substrate may be a silicon substrate that includes complementary metal-oxide-semiconductor (CMOS) circuits. The first semiconductor device may be a processing unit and the second semiconductor device may be a memory device, which may be a high bandwidth memory device. A method of making a semiconductor device assembly includes applying CMOS processing to a silicon substrate, forming back end of line (BEOL) layers on a first side of the substrate, attaching a memory device and a processing unit directly to the BEOL layers, and forming a redistribution layer on the second side of the substrate.
-
公开(公告)号:US20220071061A1
公开(公告)日:2022-03-03
申请号:US17523750
申请日:2021-11-10
Applicant: Micron Technology, Inc.
Inventor: Thomas H. Kinsley , George E. Pax , Yogesh Sharma , Gregory A. King , Chan H. Yoo , Randon K. Richards
IPC: H05K7/20 , H01L23/367 , H01L23/373 , G06F1/20 , H01L23/467
Abstract: Systems, apparatuses, and methods for thermal dissipation on or from an electronic device are described. An apparatus may have a printed circuit board (PCB) having an edge connector. At least one integrated circuit device may be disposed on a surface of the PCB. A tubular heat spreader may be disposed along an edge of the PCB opposite the edge connector.
-
公开(公告)号:US20210367057A1
公开(公告)日:2021-11-25
申请号:US17391920
申请日:2021-08-02
Applicant: Micron Technology, Inc.
Inventor: Chan H. Yoo , George E. Pax , Yogesh Sharma , Gregory A. King , Thomas H. Kinsley , Randon K. Richards
IPC: H01L29/66 , H01L23/495 , H05K1/11 , H01L23/14 , H05K1/18
Abstract: Systems, apparatuses, and methods relating to memory devices and packaging are described. A device, such as a dual inline memory module (DIMM) or other electronic device package, may include a substrate with a layer of graphene configured to conduct thermal energy (e.g., heat) away from components mounted or affixed to the substrate. In some examples, a DIMM includes an uppermost or top layer of graphene that is exposed to the air and configured to allow connection of memory devices (e.g., DRAMs) to be soldered to the conducting pads of the substrate. The graphene may be in contact with parts of the memory device other than the electrical connections with the conducting pads and may thus be configured as a heat sink for the device. Other thin, conductive layers of may be used in addition to or as an alternative to graphene. Graphene may be complementary to other heat sink mechanisms.
-
50.
公开(公告)号:US11171118B2
公开(公告)日:2021-11-09
申请号:US16503353
申请日:2019-07-03
Applicant: Micron Technology, Inc.
Inventor: Chan H. Yoo , Owen R. Fay , Eiichi Nakano
IPC: H01L25/065 , H01L23/373 , H01L23/498 , H01L23/00 , H05K1/02
Abstract: Semiconductor assemblies including thermal layers and associated systems and methods are disclosed herein. In some embodiments, the semiconductor assemblies comprise one or more semiconductor devices over a substrate. The substrate includes a thermal layer configured to transfer thermal energy along a lateral plane and across the substrate. The thermal energy is transferred along a non-lateral direction from the semiconductor device to the graphene layer using one or more thermal connectors.
-
-
-
-
-
-
-
-
-