利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.012 秒)

    Apparatus and method for port reduction in simulation files
    2.
    发明授权
    Apparatus and method for port reduction in simulation files 有权
    减少仿真文件端口的装置和方法

    公开(公告)号：US07761276B1

    公开(公告)日：2010-07-20

    申请号：US11527831

    申请日：2006-09-27

    申请人： Michael J. Degerstrom ,  Matthew L. Bibee

    发明人： Michael J. Degerstrom ,  Matthew L. Bibee

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5036 ,  G06F2217/78

    摘要： Various port reduction methods are employed to reduce the number of port definitions in a simulation file. A ground port reduction method is first employed to reduce certain power supply reference connections to an absolute ground reference for the circuit model. Next, all commonly defined port definitions are combined into a single port definition. Finally, a current analysis is used to further reduce the number of port definitions in the simulation file by removing the current return ports from the simulation file.

    摘要翻译： 采用各种端口缩减方法来减少模拟文件中端口定义的数量。 首先采用地端口还原方法，将某些电源参考连接减少到电路模型的绝对地基准。 接下来，所有常用的端口定义都被组合成一个单一的端口定义。 最后，目前的分析用于通过从模拟文件中删除当前的返回端口来进一步减少模拟文件中端口定义的数量。

    Method and apparatus for a printed circuit board (PCB) embedded filter
    3.
    发明授权
    Method and apparatus for a printed circuit board (PCB) embedded filter 有权
    印刷电路板（PCB）嵌入式滤波器的方法和装置

    公开(公告)号：US07535321B1

    公开(公告)日：2009-05-19

    申请号：US11333864

    申请日：2006-01-17

    申请人： Michael J. Degerstrom ,  Matthew L. Bibee

    发明人： Michael J. Degerstrom ,  Matthew L. Bibee

    IPC分类号： H03H7/01

    CPC分类号： H05K1/16 ,  H01P3/088 ,  H05K1/0237 ,  H05K1/0298 ,  H05K1/162 ,  H05K1/165 ,  H05K2201/09236 ,  H05K2201/09672 ,  H05K2201/09727 ,  H05K2201/1006

    摘要： A printed circuit board (PCB) embedded filter is utilized to provide a low-pass filter characteristic using minimal lumped circuit elements. Microstrips extend on top layer of the PCB to conductive vias to form a first series connected inductive element, while microstrips extend from conductive vias to conductive vias to form a second series connected inductive element. Shunt capacitance is employed on a lower layer using striplines extending outwardly and symmetrically from conductive vias. An absorption circuit is implemented using microstrips on back layer of the PCB and capacitive plates on inner layers of the PCB. A surface mount resistor may be installed between pads to complete the absorption circuit.

    摘要翻译： 印刷电路板（PCB）嵌入式滤波器被用于使用最小集总电路元件提供低通滤波器特性。 微带在PCB的顶层上延伸到导电通孔以形成第一串联连接的电感元件，而微带从导电通孔延伸到导电通孔以形成第二串联连接的电感元件。 在下层采用并联电容，使用从导电通孔向外延伸和对称延伸的带状线。 使用PCB背面的微带和PCB的内层上的电容板实现吸收电路。 可以在焊盘之间安装表面贴装电阻器，以完成吸收电路。

    Printed circuit board and method of reducing crosstalk in a printed circuit board
    6.
    发明授权
    Printed circuit board and method of reducing crosstalk in a printed circuit board 有权
    印刷电路板和减少印刷电路板串扰的方法

    公开(公告)号：US07468894B2

    公开(公告)日：2008-12-23

    申请号：US11807027

    申请日：2007-05-24

    申请人： Matthew L. Bibee

    发明人： Matthew L. Bibee

    IPC分类号： H01R12/16

    CPC分类号： H05K1/0219 ,  H01R12/523 ,  H01R13/6471 ,  H05K3/429 ,  H05K2201/044 ,  H05K2201/09236 ,  H05K2201/09609 ,  H05K2201/09618 ,  H05K2201/10189

    摘要： The embodiments of the present invention relate to an improved printed circuit board having additional rows of ground vias to reduce crosstalk in the board. A printed circuit board according to one embodiment of the present invention comprises a first row of vias and a second row of vias, each having a plurality of signal vias. The circuit board also comprises a plurality of rows of vias being coupled to a ground plane between the first row of signal vias and the second row of signal vias. According to one embodiment, the plurality of rows of vias being coupled to a ground plane comprise rows of vias having different sizes. Some of the vias are designed to receive a component, while others are generally smaller and designed to provide a return current path for the signal vias.

    摘要翻译： 本发明的实施例涉及一种改进的印刷电路板，其具有附加的一排接地通孔，以减少电路板中的串扰。 根据本发明的一个实施例的印刷电路板包括第一行通孔和第二排通孔，每条通孔具有多个信号通路。 电路板还包括多个通孔的行，其耦合到第一行信号通孔和第二行信号通孔之间的接地平面。 根据一个实施例，耦合到接地平面的多排通孔包括具有不同尺寸的通孔列。 一些通孔被设计成接收组件，而其他通孔通常较小并被设计成为信号通路提供返回电流路径。

    Method of adaptive equalization for high-speed NRZ and multi-level signal data communications
    7.
    发明授权
    Method of adaptive equalization for high-speed NRZ and multi-level signal data communications 有权
    高速NRZ和多级信号数据通信的自适应均衡方法

    公开(公告)号：US07426235B1

    公开(公告)日：2008-09-16

    申请号：US10965938

    申请日：2004-10-15

    申请人： Stephen D. Anderson ,  David E. Tetzlaff ,  Michael J. Gaboury ,  Matthew L. Bibee

    发明人： Stephen D. Anderson ,  David E. Tetzlaff ,  Michael J. Gaboury ,  Matthew L. Bibee

    IPC分类号： H04B1/38

    CPC分类号： H04L25/03885 ,  H04L25/03343 ,  H04L2025/03802

    摘要： Circuitry for equalizing a high data rate serial data stream that receives low frequency and high frequency test tones, accurately measures an amount of attenuation experienced by the high frequency test tone in relation to the low frequency test tone, and accordingly, produces equalization data that results in a corresponding amount of equalization or pre-emphasis being added to an outgoing signal. More specifically, however, the present invention includes both open loop and closed loop systems for equalizing or adding pre-emphasis to a signal with attenuation. In the open loop transceiver system, a presumption is made that an amount of attenuation in both the outgoing and ingoing directions are equal. In the closed loop transceiver system, a receiver determines an amount of equalization and produces the equalization data to a remote transceiver.

    摘要翻译： 用于均衡接收低频和高频测试音的高数据速率串行数据流的电路，精确地测量与低频测试音相关的高频测试音经历的衰减量，并因此产生结果的均衡数据 在相应的均衡或预加重量被加到输出信号上。 然而，更具体地，本发明包括用于均衡或增加具有衰减的信号的预加重的开环和闭环系统。 在开环收发器系统中，假设输出和进入方向上的衰减量相等。 在闭环收发机系统中，接收机确定均衡量，并向远程收发器产生均衡数据。