-
公开(公告)号:US20240232000A9
公开(公告)日:2024-07-11
申请号:US18490675
申请日:2023-10-19
Applicant: Apple Inc.
Inventor: Marc A. Schaub , Roy G. Moss , Michael Bekerman
CPC classification number: G06F11/0793 , G06F13/28
Abstract: Systems, apparatuses, and methods for error detection and recovery when streaming data are described. A system includes one or more companion direct memory access (DMA) subsystems for transferring data. When an error is detected for a component of the companion DMA subsystem(s), the operations performed by the other components need to gracefully adapt to this error so that operations face only a minimal disruption. For example, while one or more consumers are still consuming a first frame, a companion router receives an indication of an error for a second frame, causing the companion router to send a router frame abort message to a route manager. In response, the route manager waits until the consumer(s) are consuming the second frame before sending them a frame abort message. The consumer(s) flush their pipeline and transition to an idle state waiting for a third frame after receiving the frame abort message.
-
公开(公告)号:US20240372692A1
公开(公告)日:2024-11-07
申请号:US18676210
申请日:2024-05-28
Applicant: Apple Inc.
Inventor: Christopher D. Finan , Alexander Ukanwa , Charles F. Dominguez , Jean-Didier Allegrucci , Jeffrey J. Irwin , Kalpana Bansal , Michael Bekerman , Remi Clavel
Abstract: A method and apparatus for synchronizing a timebase is disclosed. A timebase management circuit includes limit circuitry, in a first clock domain, which generates, based on a global timebase, an initial timebase limit. The timebase management circuit includes, in a second clock domain, adjustment circuitry that generates an adjusted timebase limit based on the initial timebase limit. A storage circuit in the second clock domain stores a local timebase. Update circuitry, coupled to an output of the storage circuit, generates an updated local timebase using a clock signal in the second clock domain, wherein the updated local timebase is subject to the adjusted timebase limit.
-
公开(公告)号:US20240134737A1
公开(公告)日:2024-04-25
申请号:US18490675
申请日:2023-10-18
Applicant: Apple Inc.
Inventor: Marc A. Schaub , Roy G. Moss , Michael Bekerman
CPC classification number: G06F11/0793 , G06F13/28
Abstract: Systems, apparatuses, and methods for error detection and recovery when streaming data are described. A system includes one or more companion direct memory access (DMA) subsystems for transferring data. When an error is detected for a component of the companion DMA subsystem(s), the operations performed by the other components need to gracefully adapt to this error so that operations face only a minimal disruption. For example, while one or more consumers are still consuming a first frame, a companion router receives an indication of an error for a second frame, causing the companion router to send a router frame abort message to a route manager. In response, the route manager waits until the consumer(s) are consuming the second frame before sending them a frame abort message. The consumer(s) flush their pipeline and transition to an idle state waiting for a third frame after receiving the frame abort message.
-
公开(公告)号:US20240107183A1
公开(公告)日:2024-03-28
申请号:US18369399
申请日:2023-09-18
Applicant: Apple Inc.
Inventor: Joseph Cheung , Kaushik Raghunath , Michael Bekerman , Moinul H. Khan , Vivaan Bahl , Yung-Chin Chen , Yuqing Su
CPC classification number: H04N23/86 , H04N23/665 , H04N23/83
Abstract: In some implementations, a method of synchronizing a content generation and delivery architecture to reduce the latency associated with image passthrough. The method includes: determining a temporal offset associated with the content generation and delivery architecture to reduce a photon-to-photon latency across the content generation and delivery architecture; obtaining a first reference rate associated with a portion of the content generation and delivery architecture; generating, via synchronization circuitry, a synchronization signal for the content generation and delivery architecture based at least in part on the first reference rate; and operating the content generation and delivery architecture according to the synchronization signal and the temporal offset.
-
公开(公告)号:US11683149B2
公开(公告)日:2023-06-20
申请号:US17472242
申请日:2021-09-10
Applicant: Apple Inc.
Inventor: Christopher D. Finan , Alexander Ukanwa , Charles F. Dominguez , Jean-Didier Allegrucci , Jeffrey J. Irwin , Kalpana Bansal , Michael Bekerman , Remi Clavel
CPC classification number: H04L7/0016 , G06F1/12 , H04L7/0008
Abstract: A method and apparatus for synchronizing a timebase is disclosed. A timebase management circuit includes limit circuitry, in a first clock domain, which generates, based on a global timebase, an initial timebase limit. The timebase management circuit includes, in a second clock domain, adjustment circuitry that generates an adjusted timebase limit based on the initial timebase limit. A storage circuit in the second clock domain stores a local timebase. Update circuitry, coupled to an output of the storage circuit, generates an updated local timebase using a clock signal in the second clock domain, wherein the updated local timebase is subject to the adjusted timebase limit.
-
公开(公告)号:US20230091434A1
公开(公告)日:2023-03-23
申请号:US17482178
申请日:2021-09-22
Applicant: Apple Inc.
Inventor: Christopher D. Finan , Alexander Ukanwa , Charles F. Dominguez , Kalpana Bansal , Michael Bekerman , Remi Clavel
Abstract: An apparatus for time management of a peripheral device is disclosed. A peripheral interface circuit receives information from a host circuit over a peripheral bus, the host circuit maintaining a global timebase in accordance with a first clock signal within a first clock domain. The peripheral interface circuit maintains, based om a second clock signal within a second clock domain, a first local timebase correlated to the global timebase. A peripheral control circuit operates in a third clock domain and maintains a second local timebase based on the first. The peripheral interface circuit determines phase and frequency differences between the second and third clock signals in determining a correlation between the second and first local timebases. A peripheral logic circuit in the third clock domain performs, operations that utilize a timestamp from the second local timebase, which accounts for correlation with the first local timebase.
-
公开(公告)号:US20240320776A1
公开(公告)日:2024-09-26
申请号:US18125046
申请日:2023-03-22
Applicant: Apple Inc.
Inventor: Hoi Man S. Ng , Oren Kerem , Wayne Eric Burk , Michael Bekerman , Marc A Schaub
IPC: G06T1/20
CPC classification number: G06T1/20
Abstract: Embodiments relate to generating a Quality of Service (QOS) parameter indicating latency tolerance of an image signal processor by determining and processing latency tolerance values of its individual pipeline circuits. At least a subset of the pipeline circuits that performs image processing functions generates their individual latency tolerance values. Each of the individual latency tolerance value is determined as a difference between a sampling time at which an operation is performed on certain pixel data and a latest time by which the operation should be performed on the same pixel data. The individual latency tolerance values generated in this manner provides a mechanism to determine the QoS parameter relevant to an image signal processing scheme that involves access to memory multiple times to save and retrieve intermediate pixel data and process incoming pixel data in a real-time manner.
-
8.
公开(公告)号:US12081892B1
公开(公告)日:2024-09-03
申请号:US18120208
申请日:2023-03-10
Applicant: Apple Inc.
Inventor: Wayne Eric Burk , Oren Kerem , Hoi Man S. Ng , Michael Bekerman
IPC: H04N25/76 , H04N17/00 , H04N23/95 , H04N25/703
CPC classification number: H04N25/7795 , H04N17/002 , H04N23/95 , H04N25/703
Abstract: Embodiments relate to detecting a timeout error on receipt of valid pixel data from an image sensor by a sensor interface circuit. When the valid pixel data is not timely received at the sensor interface circuit, a timeout error signal is generated by the sensor interface circuit. A time limit for determining the timeout error signal may be defined by a global clock that provides a clock signal to the sensor interface circuit and other circuits. As a result, the sensor interface circuit generates a dummy frame and sends out the dummy frame to subsequent circuits so that the timeout error does not bottleneck subsequent processing stages. In contrast, if the valid pixel data is timely received, sensor data received from the image sensor is unpacked into a frame of pixels.
-
公开(公告)号:US12028437B2
公开(公告)日:2024-07-02
申请号:US18311129
申请日:2023-05-02
Applicant: Apple Inc.
Inventor: Christopher D. Finan , Alexander Ukanwa , Charles F. Dominguez , Jean-Didier Allegrucci , Jeffrey J. Irwin , Kalpana Bansal , Michael Bekerman , Remi Clavel
CPC classification number: H04L7/0016 , G06F1/12 , H04L7/0008
Abstract: A method and apparatus for synchronizing a timebase is disclosed. A timebase management circuit includes limit circuitry, in a first clock domain, which generates, based on a global timebase, an initial timebase limit. The timebase management circuit includes, in a second clock domain, adjustment circuitry that generates an adjusted timebase limit based on the initial timebase limit. A storage circuit in the second clock domain stores a local timebase. Update circuitry, coupled to an output of the storage circuit, generates an updated local timebase using a clock signal in the second clock domain, wherein the updated local timebase is subject to the adjusted timebase limit.
-
公开(公告)号:US11687115B2
公开(公告)日:2023-06-27
申请号:US17482178
申请日:2021-09-22
Applicant: Apple Inc.
Inventor: Christopher D. Finan , Alexander Ukanwa , Charles F. Dominguez , Kalpana Bansal , Michael Bekerman , Remi Clavel
CPC classification number: G06F1/06 , G06F13/423
Abstract: An apparatus for time management of a peripheral device is disclosed. A peripheral interface circuit receives information from a host circuit over a peripheral bus, the host circuit maintaining a global timebase in accordance with a first clock signal within a first clock domain. The peripheral interface circuit maintains, based om a second clock signal within a second clock domain, a first local timebase correlated to the global timebase. A peripheral control circuit operates in a third clock domain and maintains a second local timebase based on the first. The peripheral interface circuit determines phase and frequency differences between the second and third clock signals in determining a correlation between the second and first local timebases. A peripheral logic circuit in the third clock domain performs, operations that utilize a timestamp from the second local timebase, which accounts for correlation with the first local timebase.
-
-
-
-
-
-
-
-
-