Semiconductor structure with reduced gate doping and methods for forming thereof
    1.
    发明授权
    Semiconductor structure with reduced gate doping and methods for forming thereof 有权
    减少栅极掺杂的半导体结构及其形成方法

    公开(公告)号:US07488635B2

    公开(公告)日:2009-02-10

    申请号:US11260849

    申请日:2005-10-26

    IPC分类号: H01L21/8238

    CPC分类号: H01L27/1104 H01L27/11

    摘要: A semiconductor structure includes a substrate having a memory region and a logic region. A first p-type device is formed in the memory region and a second p-type device is formed in the logic region. At least a portion of a semiconductor gate of the first p-type device has a lower p-type dopant concentration than at least a portion of a semiconductor gate of the second p-type device. The semiconductor gates of the first and second p-type devices each have a non-zero p-type dopant concentration.

    摘要翻译: 半导体结构包括具有存储区域和逻辑区域的衬底。 第一p型器件形成在存储器区域中,并且第二p型器件形成在逻辑区域中。 第一p型器件的半导体栅极的至少一部分具有比第二p型器件的半导体栅极的至少一部分更低的p型掺杂剂浓度。 第一和第二p型器件的半导体栅极各自具有非零p型掺杂剂浓度。

    ONE TRANSISTOR DRAM CELL STRUCTURE AND METHOD FOR FORMING
    2.
    发明申请
    ONE TRANSISTOR DRAM CELL STRUCTURE AND METHOD FOR FORMING 有权
    一种晶体管DRAM单元结构和形成方法

    公开(公告)号:US20080099808A1

    公开(公告)日:2008-05-01

    申请号:US11554851

    申请日:2006-10-31

    IPC分类号: H01L29/94

    摘要: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.

    摘要翻译: 单晶体管动态随机存取存储器(DRAM)单元包括晶体管,其具有第一源极/漏极区域,第二源极/漏极区域,第一和第二源极/漏极区域之间的主体区域以及在主体上的栅极 地区。 第一源极/漏极区域包括与主体区域的肖特基二极管结,并且第二源极/漏极区域包括与身体区域的n-p二极管结。

    Method for forming one transistor DRAM cell structure
    3.
    发明授权
    Method for forming one transistor DRAM cell structure 有权
    一种晶体管DRAM单元结构的形成方法

    公开(公告)号:US08283244B2

    公开(公告)日:2012-10-09

    申请号:US12558284

    申请日:2009-09-11

    IPC分类号: H01L21/44

    摘要: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.

    摘要翻译: 单晶体管动态随机存取存储器(DRAM)单元包括晶体管,其具有第一源极/漏极区域,第二源极/漏极区域,第一和第二源极/漏极区域之间的主体区域以及在主体上的栅极 地区。 第一源极/漏极区域包括与主体区域的肖特基二极管结,并且第二源极/漏极区域包括与身体区域的n-p二极管结。

    One transistor DRAM cell structure
    4.
    发明授权
    One transistor DRAM cell structure 有权
    一个晶体管DRAM单元结构

    公开(公告)号:US07608898B2

    公开(公告)日:2009-10-27

    申请号:US11554851

    申请日:2006-10-31

    IPC分类号: H01L29/78 H01L21/8242

    摘要: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.

    摘要翻译: 单晶体管动态随机存取存储器(DRAM)单元包括晶体管,其具有第一源极/漏极区域,第二源极/漏极区域,第一和第二源极/漏极区域之间的主体区域以及在主体上的栅极 地区。 第一源极/漏极区域包括与主体区域的肖特基二极管结,并且第二源极/漏极区域包括与身体区域的n-p二极管结。

    Electronic device including a static-random-access memory cell and a process of forming the electronic device
    5.
    发明授权
    Electronic device including a static-random-access memory cell and a process of forming the electronic device 有权
    包括静态随机存取存储单元的电子设备和形成电子设备的过程

    公开(公告)号:US07414877B2

    公开(公告)日:2008-08-19

    申请号:US11337355

    申请日:2006-01-23

    IPC分类号: G11C11/00

    摘要: An electronic device can include a static-random-access memory cell. The static-random-access memory cell can include a first transistor of a first type and a second transistor of a second type. The first transistor can have a first channel length extending along a first line, and the second transistor can have a second channel length extending along a second line. The first line and the second line can intersect at an angle having a value other than any integer multiple of 22.5°. In a particular embodiment, the first transistor can include a pull-up transistor, and the second transistor can include a pass gate or pull-down transistor. A process can be used to form semiconductor fins and conductive members, which include gate electrode portions, to achieve the electronic device including the first and second transistors.

    摘要翻译: 电子设备可以包括静态随机存取存储器单元。 静态随机存取存储器单元可以包括第一类型的第一晶体管和第二类型的第二晶体管。 第一晶体管可以具有沿着第一线延伸的第一沟道长度,并且第二晶体管可以具有沿着第二线延伸的第二沟道长度。 第一行和第二行可以以不同于22.5°的整数倍的值相交。 在特定实施例中,第一晶体管可以包括上拉晶体管,并且第二晶体管可以包括通过栅极或下拉晶体管。 可以使用一种方法来形成包括栅电极部分的半导体鳍片和导电构件,以实现包括第一和第二晶体管的电子器件。

    Transistor with asymmetry for data storage circuitry
    6.
    发明授权
    Transistor with asymmetry for data storage circuitry 有权
    具有数据存储电路不对称的晶体管

    公开(公告)号:US07799644B2

    公开(公告)日:2010-09-21

    申请号:US11460782

    申请日:2006-07-28

    IPC分类号: H01L21/8234 H01L21/44

    摘要: A transistor having a source with higher resistance than its drain is optimal as a pull-up device in a storage circuit. The transistor has a source region having a source implant having a source resistance. The source region is not salicided. A control electrode region is adjacent the source region for controlling electrical conduction of the transistor. A drain region is adjacent the control electrode region and opposite the source region. The drain region has a drain implant that is salicided and has a drain resistance. The source resistance is more than the drain resistance because the source region having a physical property that differs from the drain region.

    摘要翻译: 具有比漏极更高电阻的源极的晶体管作为存储电路中的上拉器件是最佳的。 晶体管具有源极区域,源极源极具有源极电阻。 来源地区没有水淹。 控制电极区域与源极区域相邻,用于控制晶体管的导电。 漏极区域与控制电极区域相邻并与源极区域相对。 漏极区域具有被浸没并具有漏极电阻的漏极注入。 源极电阻大于漏极电阻,因为源极区域具有不同于漏极区域的物理性质。

    TRANSISTOR WITH ASYMMETRY FOR DATA STORAGE CIRCUITRY
    7.
    发明申请
    TRANSISTOR WITH ASYMMETRY FOR DATA STORAGE CIRCUITRY 有权
    不对称数据存储电路的晶体管

    公开(公告)号:US20080026529A1

    公开(公告)日:2008-01-31

    申请号:US11460782

    申请日:2006-07-28

    IPC分类号: H01L21/8234

    摘要: A transistor having a source with higher resistance than its drain is optimal as a pull-up device in a storage circuit. The transistor has a source region having a source implant having a source resistance. The source region is not salicided. A control electrode region is adjacent the source region for controlling electrical conduction of the transistor. A drain region is adjacent the control electrode region and opposite the source region. The drain region has a drain implant that is salicided and has a drain resistance. The source resistance is more than the drain resistance because the source region having a physical property that differs from the drain region.

    摘要翻译: 具有比漏极更高电阻的源极的晶体管作为存储电路中的上拉器件是最佳的。 晶体管具有源极区域,源极源极具有源极电阻。 来源地区没有水淹。 控制电极区域与源极区域相邻,用于控制晶体管的导电。 漏极区域与控制电极区域相邻并与源极区域相对。 漏极区域具有被浸没并具有漏极电阻的漏极注入。 源极电阻大于漏极电阻,因为源极区域具有不同于漏极区域的物理性质。

    Transistors with different threshold voltages
    9.
    发明授权
    Transistors with different threshold voltages 有权
    具有不同阈值电压的晶体管

    公开(公告)号:US08962410B2

    公开(公告)日:2015-02-24

    申请号:US13282210

    申请日:2011-10-26

    摘要: A first transistor and a second transistor are formed with different threshold voltages. A first gate is formed over the first region of a substrate for a first transistor and a second gate over the second region for a second transistor. The first region is masked. A threshold voltage of the second transistor is adjusted by implanting through the second gate while masking the first region. Current electrode regions are formed on opposing sides of the first gate and current electrode regions on opposing sides of the second gate.

    摘要翻译: 第一晶体管和第二晶体管形成有不同的阈值电压。 第一栅极形成在用于第一晶体管的衬底的第一区域上,并且在第二区域上形成用于第二晶体管的第二栅极。 第一个区域被屏蔽。 通过在掩蔽第一区域的同时通过第二栅极注入来调节第二晶体管的阈值电压。 电流电极区域形成在第二栅极的相对侧上的第一栅极和电流电极区域的相对侧上。

    Semiconductor device having different non-volatile memories having nanocrystals of differing densities and method therefor
    10.
    发明授权
    Semiconductor device having different non-volatile memories having nanocrystals of differing densities and method therefor 有权
    具有具有不同密度的纳米晶体的不同非易失性存储器的半导体器件及其方法

    公开(公告)号:US08679912B2

    公开(公告)日:2014-03-25

    申请号:US13362697

    申请日:2012-01-31

    IPC分类号: G11C11/34

    摘要: A method for forming a semiconductor device includes forming a first plurality of nanocrystals over a surface of a substrate having a first region and a second region, wherein the first plurality of nanocrystals is formed in the first region and the second region and has a first density; and, after forming the first plurality of nanocrystals, forming a second plurality of nanocrystals over the surface of the substrate in the second region and not the first region, wherein the first plurality of nanocrystals together with the second plurality of nanocrystals in the second region result in a second density, wherein the second density is greater than the first density.

    摘要翻译: 一种形成半导体器件的方法包括在具有第一区域和第二区域的衬底的表面上形成第一多个纳米晶体,其中所述第一多个纳米晶体形成在所述第一区域和所述第二区域中,并具有第一密度 ; 并且在形成所述第一多个纳米晶体之后,在所述第二区域而不是所述第一区域的所述衬底的表面上形成第二多个纳米晶体,其中所述第一多个纳米晶体与所述第二区域中的所述第二多个纳米晶体结果 在第二密度中,其中第二密度大于第一密度。