利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

32 条记录 (耗时 0.03 秒)

    Electrically erasable programmable logic device
    1.
    发明授权
    Electrically erasable programmable logic device 失效
    电可擦除可编程逻辑器件

    公开(公告)号：US06617637B1

    公开(公告)日：2003-09-09

    申请号：US10065718

    申请日：2002-11-13

    申请人： Ching-Hsiang Hsu ,  Yen-Tai Lin ,  Chih-Hsun Chu ,  Shih-Jye Shen ,  Ching-Sung Yang ,  Ming-Chou Ho

    发明人： Ching-Hsiang Hsu ,  Yen-Tai Lin ,  Chih-Hsun Chu ,  Shih-Jye Shen ,  Ching-Sung Yang ,  Ming-Chou Ho

    IPC分类号： H01L2976

    CPC分类号： H01L27/115 ,  G11C2216/10 ,  H01L29/42324 ,  H01L29/7885

    摘要： An electrically erasable programmable logic device (EEPLD) includes a P type semiconductor substrate. An N type well is formed on the P type semiconductor substrate. A first PMOS transistor is formed on the N well. The first PMOS transistor comprises a floating gate, a first P+ doped region serving as a drain of the first PMOS transistor, and a P− doped region encompassing an N+ doped region for erasing the first PMOS transistor. A second PMOS transistor is also formed on the N well and serially connected to the first PMOS transistor. The first P+ doped region functions as a source of the second PMOS transistor, and the second PMOS transistor further comprises a select gate and a second P+ doped region serving as a drain of the second PMOS transistor.

    摘要翻译： 电可擦除可编程逻辑器件（EEPLD）包括P型半导体衬底。 在P型半导体衬底上形成N型阱。 在N阱上形成第一PMOS晶体管。 第一PMOS晶体管包括浮置栅极，用作第一PMOS晶体管的漏极的第一P +掺杂区域和包围用于擦除第一PMOS晶体管的N +掺杂区域的P-掺杂区域。 第二PMOS晶体管也形成在N阱上并串联连接到第一PMOS晶体管。 第一P +掺杂区域用作第二PMOS晶体管的源极，并且第二PMOS晶体管还包括用作第二PMOS晶体管的漏极的选择栅极和第二P +掺杂区域。

    Integrated circuit embedded with single-poly non-volatile memory
    3.
    发明授权
    Integrated circuit embedded with single-poly non-volatile memory 有权
    集成电路嵌入单聚合非易失性存储器

    公开(公告)号：US06920067B2

    公开(公告)日：2005-07-19

    申请号：US10248193

    申请日：2002-12-25

    申请人： Ching-Hsiang Hsu ,  Chih-Hsun Chu ,  Ming-Chou Ho ,  Shih-Jye Shen

    发明人： Ching-Hsiang Hsu ,  Chih-Hsun Chu ,  Ming-Chou Ho ,  Shih-Jye Shen

    IPC分类号： H01L21/8247 ,  G11C16/04 ,  H01L27/115 ,  H01L27/118 ,  H01L29/788 ,  H01L29/792

    CPC分类号： G11C16/0408 ,  G11C2216/10 ,  H01L27/115 ,  H01L27/118

    摘要： A system on chip (SOC) contains a core circuit and an input/output (I/O) circuit embedded with an array of single-poly erasable programmable read only memory cells, each of which comprises a first PMOS transistor serially connected to a second PMOS transistor. The first and second PMOS transistors are both formed on an N-well of a P-type substrate. The first PMOS transistor includes a single-poly floating gate, a first P+ doped drain region and a first P+ doped source region, the second PMOS transistor includes a single-poly select gate and a second P+ doped source region, and the first P+ doped source region of the first PMOS transistor serves as a drain of the second PMOS transistor.

    摘要翻译： 芯片上系统（SOC）包含一个内核电路和一个嵌入单个多可擦除可编程只读存储器单元的阵列的输入/输出（I / O）电路，每个存储单元包括串联连接到第二个 PMOS晶体管。 第一和第二PMOS晶体管都形成在P型衬底的N阱上。 第一PMOS晶体管包括单多晶硅浮置栅极，第一P + SUP掺杂漏极区域和第一P + +掺杂源极区域，第二PMOS晶体管包括： 多选择栅极和第二P + +掺杂源极区域，并且第一PMOS晶体管的第一P + +掺杂源极区域用作第二PMOS晶体管的漏极。

    Semiconductor memory device having improved data retention
    9.
    发明授权
    Semiconductor memory device having improved data retention 有权
    具有改进的数据保持的半导体存储器件

    公开(公告)号：US06914825B2

    公开(公告)日：2005-07-05

    申请号：US10249366

    申请日：2003-04-03

    申请人： Ching-Hsiang Hsu ,  Shih-Jye Shen ,  Ming-Chou Ho

    发明人： Ching-Hsiang Hsu ,  Shih-Jye Shen ,  Ming-Chou Ho

    IPC分类号： G11C16/04 ,  H01L21/8247 ,  H01L27/115

    CPC分类号： H01L27/11521 ,  G11C16/0408 ,  G11C2216/10 ,  H01L27/115 ,  H01L27/11558

    摘要： A NVM device encompasses a MOS select transistor including a select gate electrically connected to a word line, a first source doping region electrically connected to a source line, and a first drain doping region. A MOS floating gate transistor is serially electrically connected to the MOS select transistor. The MOS floating gate transistor comprises a floating gate, a second source doping region electrically connected to the first drain doping region of the MOS select transistor, and a second drain doping region electrically connected to a bit line. The second source doping region and the second drain doping region define a floating gate channel. When the MOS floating gate transistor is programmed via a hot electron injection (HEI) mode, the floating gate is a P+ doped floating gate; when the MOS floating gate transistor is programmed via a hot hole injection (HHI) mode, the floating gate is an N+ doped floating gate.

    摘要翻译： NVM器件包括MOS选择晶体管，其包括电连接到字线的选择栅极，电连接到源极线的第一源极掺杂区域和第一漏极掺杂区域。 MOS浮栅晶体管与MOS选择晶体管串联电连接。 MOS浮栅晶体管包括浮置栅极，电连接到MOS选择晶体管的第一漏极掺杂区域的第二源极掺杂区域和电连接到位线的第二漏极掺杂区域。 第二源极掺杂区域和第二漏极掺杂区域限定浮动栅极沟道。 当通过热电子注入（HEI）模式对MOS浮栅晶体管进行编程时，浮栅是P + 当通过热空穴注入（HHI）模式来编程MOS浮栅晶体管时，浮置栅极是掺杂N +的浮栅。

    Method for operating N-channel electrically erasable programmable logic device
    10.
    发明授权
    Method for operating N-channel electrically erasable programmable logic device 有权
    用于操作N沟道电可擦除可编程逻辑器件的方法

    公开(公告)号：US06842374B2

    公开(公告)日：2005-01-11

    申请号：US10248283

    申请日：2003-01-06

    申请人： Kung-Hong Lee ,  Ching-Hsiang Hsu ,  Ya-Chin King ,  Shih-Jye Shen ,  Ming-Chou Ho

    发明人： Kung-Hong Lee ,  Ching-Hsiang Hsu ,  Ya-Chin King ,  Shih-Jye Shen ,  Ming-Chou Ho

    IPC分类号： G11C16/04 ,  H01L21/8247 ,  H01L27/115 ,  H01L29/788

    CPC分类号： H01L27/11521 ,  G11C16/0433 ,  G11C2216/10 ,  H01L27/115 ,  H01L27/11558 ,  H01L29/7885

    摘要： An electrically erasable programmable logic device (EEPLD) contains a P-type substrate. A first N-type doped region is disposed in the P-type substrate. A first gate, which is used to store data, overlies the P-type substrate and is adjacent to the first N-type doped region. A second N-type doped region is laterally disposed in the P-type substrate. The second N-type doped region is also adjacent to the first gate. A second gate, which acts as a select gate or select gate of the EEPLD, overlies the P-type substrate and is adjacent to the second N-type doped region. A third N-type doped region is disposed in the P-type substrate. The third N-type doped region is adjacent to the second gate. By Applying a sufficient voltage on the first N-type doped region (VBL), and changing a select gate voltage (VSG) or the third N-type doped region voltage (VSL) applied on the second gate of the EEPLD, the operation of the EEPLD can be selectively implemented either under a channel hot hole (CHH) program mode or a channel hot electron (CHE) erase mode.

    摘要翻译： 电可擦除可编程逻辑器件（EEPLD）包含P型衬底。 第一N型掺杂区域设置在P型衬底中。 用于存储数据的第一栅极覆盖P型衬底并与第一N型掺杂区域相邻。 第二N型掺杂区域横向设置在P型衬底中。 第二N型掺杂区域也与第一栅极相邻。 作为EEPLD的选择栅极或选择栅极的第二栅极覆盖P型衬底并与第二N型掺杂区域相邻。 在P型衬底中设置第三N型掺杂区域。 第三N型掺杂区域与第二栅极相邻。 通过在第一N型掺杂区域（VBL）上施加足够的电压，并且改变施加在EEPLD的第二栅极上的选择栅极电压（VSG）或第三N型掺杂区域电压（VSL），操作 可以在通道热孔（CHH）编程模式或通道热电子（CHE）擦除模式）下选择性地实施EEPLD。