Pad and method for chemical mechanical polishing
    1.
    发明授权
    Pad and method for chemical mechanical polishing 有权
    化学机械抛光垫和方法

    公开(公告)号:US08047899B2

    公开(公告)日:2011-11-01

    申请号:US11878654

    申请日:2007-07-26

    IPC分类号: B24B7/22 B24D3/34

    CPC分类号: B24B37/24 B24D3/346

    摘要: A method for chemical-mechanical polishing two adjacent structures of a semiconductor device is provided. The method for mechanical polishing comprising: (a) providing a semiconductor device comprising a recess formed in a surface thereof, a first layer formed over the surface, and a second layer filled with the recess and formed on the first layer; and (b) substantially polishing the first and second layer with a pad and a substantially inhibitor-free slurry, wherein the pad comprising a corrosion inhibitor of the second layer.

    摘要翻译: 提供了半导体器件的两个相邻结构的化学机械抛光方法。 一种用于机械抛光的方法,包括:(a)提供半导体器件,其包括在其表面形成的凹部,形成在所述表面上的第一层,以及填充有所述凹部并形成在所述第一层上的第二层; 和(b)用垫和基本上无抑制剂的浆料基本上抛光第一层和第二层,其中该垫包括第二层的腐蚀抑制剂。

    Pad and method for chemical mechanical polishing
    2.
    发明申请
    Pad and method for chemical mechanical polishing 有权
    化学机械抛光垫和方法

    公开(公告)号:US20090029551A1

    公开(公告)日:2009-01-29

    申请号:US11878654

    申请日:2007-07-26

    IPC分类号: H01L21/461 C09K13/00

    CPC分类号: B24B37/24 B24D3/346

    摘要: A method for chemical-mechanical polishing two adjacent structures of a semiconductor device is provided. The method for mechanical polishing comprising: (a) providing a semiconductor device comprising a recess formed in a surface thereof, a first layer formed over the surface, and a second layer filled with the recess and formed on the first layer; and (b) substantially polishing the first and second layer with a pad and a substantially inhibitor-free slurry, wherein the pad comprising a corrosion inhibitor of the second layer.

    摘要翻译: 提供了半导体器件的两个相邻结构的化学机械抛光方法。 一种用于机械抛光的方法,包括:(a)提供半导体器件,其包括在其表面形成的凹部,形成在所述表面上的第一层,以及填充有所述凹部并形成在所述第一层上的第二层; 和(b)用垫和基本上无抑制剂的浆料基本上抛光第一层和第二层,其中该垫包括第二层的腐蚀抑制剂。

    PAD AND METHOD FOR CHEMICAL MECHANICAL POLISHING
    3.
    发明申请
    PAD AND METHOD FOR CHEMICAL MECHANICAL POLISHING 审中-公开
    PAD和化学机械抛光方法

    公开(公告)号:US20120040532A1

    公开(公告)日:2012-02-16

    申请号:US13281162

    申请日:2011-10-25

    IPC分类号: H01L21/306

    CPC分类号: B24B37/24 B24D3/346

    摘要: A method for chemical-mechanical polishing two adjacent structures of a semiconductor device is provided. The method for mechanical polishing comprising: (a) providing a semiconductor device comprising a recess formed in a surface thereof, a first layer formed over the surface, and a second layer filled with the recess and formed on the first layer; and (b) substantially polishing the first and second layer with a pad and a substantially inhibitor-free slurry, wherein the pad comprising a corrosion inhibitor of the second layer.

    摘要翻译: 提供了半导体器件的两个相邻结构的化学机械抛光方法。 一种用于机械抛光的方法,包括:(a)提供半导体器件,其包括在其表面形成的凹部,形成在所述表面上的第一层,以及填充有所述凹部并形成在所述第一层上的第二层; 和(b)用垫和基本上无抑制剂的浆料基本上抛光第一层和第二层,其中该垫包括第二层的腐蚀抑制剂。

    Contact barrier layer deposition process
    5.
    发明授权
    Contact barrier layer deposition process 有权
    接触阻挡层沉积工艺

    公开(公告)号:US07846835B2

    公开(公告)日:2010-12-07

    申请号:US11950319

    申请日:2007-12-04

    IPC分类号: H01L21/4763

    摘要: A method for depositing a barrier layer onto a substrate is disclosed. A layer of titanium (Ti) is deposited onto the substrate using an ionized metal plasma (IMP) physical vapor deposition process. The IMP process includes: generating gaseous ions, accelerating the gaseous ions towards a titanium target, sputtering the titanium atoms from the titanium target with the gaseous ions, ionizing the titanium atoms using a plasma, and depositing the ionized titanium atoms onto the substrate to form the layer of Ti. A first layer of titanium nitride (TiN) is deposited onto the layer of Ti using a metal organic chemical vapor deposition (MOCVD) process. A second layer of TiN is deposited onto the first layer of TiN using a thermal chemical vapor deposition process. The newly completed barrier layer is annealed in the presence of nitrogen at a temperature of between about 500° C. to about 750° C.

    摘要翻译: 公开了一种在衬底上沉积阻挡层的方法。 使用电离金属等离子体(IMP)物理气相沉积工艺将一层钛(Ti)沉积到衬底上。 IMP过程包括:产生气体离子,将气态离子加速到钛靶,用钛离子溅射钛原子与气态离子,使用等离子体离子化钛原子,并将离子化的钛原子沉积到基底上形成 Ti层。 使用金属有机化学气相沉积(MOCVD)工艺将第一层氮化钛(TiN)沉积到Ti层上。 使用热化学气相沉积工艺将第二层TiN沉积到第一TiN层上。 将新完成的阻挡层在氮气存在下在约500℃至约750℃的温度下进行退火。

    Interconnection process
    7.
    发明申请
    Interconnection process 有权
    互连过程

    公开(公告)号:US20080299761A1

    公开(公告)日:2008-12-04

    申请号:US11806541

    申请日:2007-06-01

    IPC分类号: H01L21/4763

    摘要: An interconnection process is provided. The process includes the following steps. Firstly, a semiconductor base having at least a electrical conductive region is provided. Next, a dielectric layer with a contact hole is formed to cover the semiconductor base, wherein the contact hole exposes part of the electrical conductive region. Then, a thermal process is performed on the semiconductor base covered with the dielectric layer. Lastly, a conductive layer is formed on the dielectric layer, wherein the conductive layer is electrically connected to the electrical conductive region through the contact hole.

    摘要翻译: 提供互连过程。 该过程包括以下步骤。 首先,设置至少具有导电区域的半导体基板。 接下来,形成具有接触孔的电介质层以覆盖半导体基底,其中接触孔暴露部分导电区域。 然后,对覆盖有电介质层的半导体基板进行热处理。 最后,在电介质层上形成导电层,其中导电层通过接触孔与导电区电连接。

    METHOD OF FORMING NON-VOLATILE MEMORY CELL
    8.
    发明申请
    METHOD OF FORMING NON-VOLATILE MEMORY CELL 有权
    形成非挥发性记忆细胞的方法

    公开(公告)号:US20080194071A1

    公开(公告)日:2008-08-14

    申请号:US11673606

    申请日:2007-02-12

    IPC分类号: H01L21/306

    摘要: A method of forming a non-volatile memory cell is provided. The method comprises: (a) providing a substrate; (b) forming a stacking structure on the substrate, the stacking structure at least comprising an oxide-nitride-oxide layer (ONO layer) and a polysilicon layer thereon; (c) patterning the stacking structure to form a plurality of separated stacking units, each two stacking units having an aperture therebetween; (d) forming a source region and a drain region buried in the substrate at two sides of the each stacking unit; (e) forming an oxide layer in the aperture and over the stacking units; and (f) performing a chemical mechanical polishing (CMP) process to remove the oxide layer over the stacking units and outside the aperture.

    摘要翻译: 提供了形成非易失性存储单元的方法。 该方法包括:(a)提供衬底; (b)在所述基板上形成堆叠结构,所述堆叠结构至少包括氧化物 - 氮化物 - 氧化物层(ONO层)和其上的多晶硅层; (c)图案化堆叠结构以形成多个分离的堆叠单元,每个两个堆叠单元在其间具有孔; (d)在每个堆叠单元的两侧形成在基板中埋设的源极区域和漏极区域; (e)在所述孔中和所述堆叠单元上形成氧化物层; 和(f)进行化学机械抛光(CMP)工艺以除去层叠单元上方的氧化物层和孔外。

    Isolation structure, non-volatile memory having the same, and method of fabricating the same
    10.
    发明授权
    Isolation structure, non-volatile memory having the same, and method of fabricating the same 有权
    隔离结构,具有相同的非易失性存储器及其制造方法

    公开(公告)号:US08653592B2

    公开(公告)日:2014-02-18

    申请号:US13291374

    申请日:2011-11-08

    CPC分类号: H01L21/76229 H01L21/76205

    摘要: A method of forming an isolation structure, comprising: (a) providing a base having a recess; (b) forming a stop layer on the base and in the recess; (c) forming a dielectric material on the stop layer so as to allow the rest of the recess to be filled with the dielectric material; (d) removing the dielectric material over the base by performing a chemical mechanical polishing (CMP) process until a part of the stop layer is exposed so as to form a dielectric layer in the recess; and (e) removing a part of the stop layer, wherein the another part of the stop layer and the dielectric layer filled in the recess constitute the isolation structure.

    摘要翻译: 一种形成隔离结构的方法,包括:(a)提供具有凹部的基部; (b)在基座和凹槽中形成停止层; (c)在所述阻挡层上形成电介质材料,以允许所述凹部的其余部分填充所述电介质材料; (d)通过进行化学机械抛光(CMP)工艺在基底上去除电介质材料,直到一部分停止层被暴露以在凹槽中形成电介质层; 和(e)去除所述阻挡层的一部分,其中所述阻挡层的另一部分和填充在所述凹部中的所述电介质层构成所述隔离结构。