利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

26 条记录 (耗时 0.017 秒)

    Spacer-less transistor integration scheme for high-K gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe and strained silicon schemes
    1.
    发明授权
    Spacer-less transistor integration scheme for high-K gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe and strained silicon schemes 有权
    用于高K栅极介质和适用于Si，SiGe和应变硅方案的小栅极到栅极空间的无间隔晶体管集成方案

    公开(公告)号：US07955919B2

    公开(公告)日：2011-06-07

    申请号：US11960554

    申请日：2007-12-19

    申请人： David Pritchard ,  Hemanshu Bhatt ,  David T. Price

    发明人： David Pritchard ,  Hemanshu Bhatt ,  David T. Price

    IPC分类号： H01L21/336

    CPC分类号： H01L29/517 ,  H01L21/823807 ,  H01L21/823828 ,  H01L29/4958 ,  H01L29/665 ,  H01L29/66606

    摘要： A transistor integration process provides a damascene method for the formation of gate electrodes and gate dielectric layers. An interlayer-dielectric film is deposited prior to the gate electrode formation to avoid the demanding gap fill requirements presented by adjacent gates. A trench is formed in the interlayer-dielectric film followed by the deposition of the gate material in the trench. This process avoids the potential for damage to high-k gate dielectric layers caused by high thermal cycles and also reduces or eliminates the problematic formation of voids in the dielectric layers filling the gaps between adjacent gates.

    摘要翻译： 晶体管积分过程提供了用于形成栅极电极和栅极电介质层的镶嵌方法。 在栅电极形成之前沉积层间绝缘膜，以避免由相邻栅极呈现的苛刻的间隙填充要求。 在层间电介质膜中形成沟槽，随后在沟槽中沉积栅极材料。 该过程避免了由高热循环引起的对高k栅极电介质层的损坏的可能性，并且还减少或消除填充相邻栅极之间的间隙的电介质层中空隙的有问题的形成。

    SPACER-LESS TRANSISTOR INTEGRATION SCHEME FOR HIGH-K GATE DIELECTRICS AND SMALL GATE-TO-GATE SPACES APPLICABLE TO SI, SIGE AND STRAINED SILICON SCHEMES
    3.
    发明申请
    SPACER-LESS TRANSISTOR INTEGRATION SCHEME FOR HIGH-K GATE DIELECTRICS AND SMALL GATE-TO-GATE SPACES APPLICABLE TO SI, SIGE AND STRAINED SILICON SCHEMES 有权
    适用于SI，信号和应变硅计划的高K栅介质和小门到门空间的间隔不足的晶体管集成方案

    公开(公告)号：US20080102583A1

    公开(公告)日：2008-05-01

    申请号：US11960554

    申请日：2007-12-19

    申请人： David Pritchard ,  Hemanshu Bhatt ,  David Price

    发明人： David Pritchard ,  Hemanshu Bhatt ,  David Price

    IPC分类号： H01L21/336

    CPC分类号： H01L29/517 ,  H01L21/823807 ,  H01L21/823828 ,  H01L29/4958 ,  H01L29/665 ,  H01L29/66606

    摘要： A transistor integration process provides a damascene method for the formation of gate electrodes and gate dielectric layers. An interlayer-dielectric film is deposited prior to the gate electrode formation to avoid the demanding gap fill requirements presented by adjacent gates. A trench is formed in the interlayer-dielectric film followed by the deposition of the gate material in the trench. This process avoids the potential for damage to high-k gate dielectric layers caused by high thermal cycles and also reduces or eliminates the problematic formation of voids in the dielectric layers filling the gaps between adjacent gates.

    摘要翻译： 晶体管积分过程提供了用于形成栅极电极和栅极电介质层的镶嵌方法。 在栅电极形成之前沉积层间绝缘膜，以避免由相邻栅极呈现的苛刻的间隙填充要求。 在层间电介质膜中形成沟槽，随后在沟槽中沉积栅极材料。 该过程避免了由高热循环引起的对高k栅极电介质层的损坏的可能性，并且还减少或消除填充相邻栅极之间的间隙的电介质层中空隙的有问题的形成。

    Local interconnect manufacturing process
    4.
    发明申请
    Local interconnect manufacturing process 有权
    本地互连制造工艺

    公开(公告)号：US20060088990A1

    公开(公告)日：2006-04-27

    申请号：US10971961

    申请日：2004-10-22

    申请人： Santosh Menon ,  Hemanshu Bhatt ,  David Pritchard

    发明人： Santosh Menon ,  Hemanshu Bhatt ,  David Pritchard

    IPC分类号： H01L21/44

    CPC分类号： H01L21/76895

    摘要： The present invention is directed to a method of fabricating a local interconnect. A disclosed method involves forming two separate cavities in the ILD above two electrical contacts of a transistor. A first cavity extend down to an underlying etch stop layer. The first cavity is then filled with a protective layer. The second cavity is then formed adjacent to the first cavity and extends down to expose the underlying etch stop layer. The protective layer is removed to form an expanded cavity including the first and second cavities which expose the underlying etch stop layer in the expanded cavity. The etch stop material in the expanded cavity is also removed to expose an underlying gate contact and expose one of a source or drain contact. The gate contact is then electrically connected with one of the exposed source or drain contacts to form a local interconnect.

    摘要翻译： 本发明涉及一种制造局部​​互连的方法。 所公开的方法包括在晶体管的两个电触点之上的ILD中形成两个分离的空腔。 第一腔向下延伸到下面的蚀刻停止层。 然后用保护层填充第一个空腔。 然后，第二腔形成在第一腔附近并向下延伸以露出下面的蚀刻停止层。 去除保护层以形成包括第一和第二空腔的扩展空腔，其暴露扩展空腔中的下面的蚀刻停止层。 扩散腔中的蚀刻停止材料也被去除以暴露下面的栅极接触并暴露源极或漏极接触中的一个。 然后将栅极触点与暴露的源极或漏极触点中的一个电连接以形成局部互连。

    Spacer-less transistor integration scheme for high-k gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe strained silicon schemes
    6.
    发明申请
    Spacer-less transistor integration scheme for high-k gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe strained silicon schemes 审中-公开
    用于高k栅极电介质和适用于Si，SiGe应变硅方案的小栅极到栅极空间的无间隔晶体管集成方案

    公开(公告)号：US20050191812A1

    公开(公告)日：2005-09-01

    申请号：US10791337

    申请日：2004-03-01

    申请人： David Pritchard ,  Hemanshu Bhatt ,  David Price

    发明人： David Pritchard ,  Hemanshu Bhatt ,  David Price

    IPC分类号： H01L21/336 ,  H01L21/8238 ,  H01L29/49 ,  H01L29/51

    CPC分类号： H01L29/517 ,  H01L21/823807 ,  H01L21/823828 ,  H01L29/4958 ,  H01L29/665 ,  H01L29/66606

    摘要： A transistor integration process provides a damascene method for the formation of gate electrodes and gate dielectric layers. An interlayer-dielectric film is deposited prior to the gate electrode formation to avoid the demanding gap fill requirements presented by adjacent gates. A trench is formed in the interlayer-dielectric film followed by the deposition of the gate material in the trench. This process avoids the potential for damage to high-k gate dielectric layers caused by high thermal cycles and also reduces or eliminates the problematic formation of voids in the dielectric layers filling the gaps between adjacent gates.

    摘要翻译： 晶体管积分过程提供了用于形成栅极电极和栅极电介质层的镶嵌方法。 在栅电极形成之前沉积层间绝缘膜，以避免由相邻栅极呈现的苛刻的间隙填充要求。 在层间电介质膜中形成沟槽，随后在沟槽中沉积栅极材料。 该过程避免了由高热循环引起的对高k栅极电介质层的损坏的可能性，并且还减少或消除填充相邻栅极之间的间隙的电介质层中空隙的有问题的形成。

    Power conversion for distributed DC source array
    10.
    发明授权
    Power conversion for distributed DC source array 有权
    分布式直流电源阵列的功率转换

    公开(公告)号：US08552587B2

    公开(公告)日：2013-10-08

    申请号：US12840130

    申请日：2010-07-20

    申请人： Sunit Tyagi ,  Hemanshu Bhatt

    发明人： Sunit Tyagi ,  Hemanshu Bhatt

    IPC分类号： H02J1/10

    CPC分类号： H02M7/537 ,  H02J3/383 ,  H02M7/493 ,  H02M2007/4815 ,  Y02B70/1441 ,  Y02E10/563 ,  Y10T307/50 ,  Y10T307/658 ,  Y10T307/713

    摘要： Embodiments related to the conversion of DC power to AC power are disclosed. For example, one disclosed embodiment provides a power conversion system, comprising a plurality of direct current (DC) power sources, a plurality of power output circuits connected to one another in a parallel arrangement, each power output circuit being connected to a corresponding DC power source to receive power from the corresponding DC power source and to selectively discharge power received from the corresponding DC power source, a power combiner configured to combine power received from the plurality of power output circuits to form a combined power signal, an output stage configured to convert the combined power signal into an AC signal or a DC signal, and a controller in electrical communication with each power outlet circuit and the power combiner to control the output of power by the power converter.

    摘要翻译： 公开了将直流电转换为交流电力的实施例。 例如，一个公开的实施例提供了一种功率转换系统，其包括多个直流（DC）电源，多个以并联装置彼此连接的功率输出电路，每个功率输出电路连接到相应的直流电力 源极，用于从相应的直流电源接收电力并选择性地放电从相应的直流电源接收的功率;功率组合器，被配置为组合从多个功率输出电路接收的功率以形成组合的功率信号;输出级，被配置为 将组合的功率信号转换为AC信号或DC信号，以及与每个电源插座电路和功率组合器电连接的控制器，以通过功率转换器来控制功率的输出。