-
公开(公告)号:US10199463B2
公开(公告)日:2019-02-05
申请号:US15906355
申请日:2018-02-27
Applicant: GLOBALFOUNDRIES INC.
Inventor: Waikin Li , Chengwen Pei , Ping-Chuan Wang
IPC: H01L29/06 , H01L29/423 , H01L27/108 , H01L23/522 , B82Y10/00 , H01L29/40 , H01L29/66 , H01L29/775 , H01L49/02
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to vertical memory cell structures and methods of manufacture. The vertical memory cell includes a vertical nanowire capacitor and vertical pass gate transistor. The vertical nanowire capacitor composes of: a plurality of vertical nanowires extending from an insulator layer; a dielectric material on vertical sidewalls of the plurality of vertical nanowires; doped material provided between the plurality of vertical nanowire; the pass gate transistor composes of: high-k dielectric on top part of the nanowire, metal layer surrounding high-k material as all-around gate. And there is dielectric layer in between vertical nanowire capacitor and vertical nanowire transistor as insulator. At least one bitline extending on a top of the plurality of vertical nanowires and in electrical contact therewith; and at least one wordline formed on vertical sidewalls of the plurality of vertical nanowires and separated therefrom by the dielectric material.
-
公开(公告)号:US09755013B2
公开(公告)日:2017-09-05
申请号:US14692881
申请日:2015-04-22
Applicant: GLOBALFOUNDRIES INC.
Inventor: Wai-Kin Li , Chengwen Pei , Ping-Chuan Wang
IPC: H01L49/02 , H01L27/06 , H01L21/8238
CPC classification number: H01L28/92 , H01L21/823821 , H01L21/823842 , H01L21/823857 , H01L27/0629
Abstract: High density capacitor structures based on an array of semiconductor nanorods are provided. The high density capacitor structure can be a plurality of capacitors in which each of the semiconductor nanorods serves as a bottom electrode for one of the plurality of capacitors, or a large-area metal-insulator-metal (MIM) capacitor in which the semiconductor nanorods serve as a support structure for a bottom electrode of the MIM capacitor subsequently formed.
-
公开(公告)号:US20190027433A1
公开(公告)日:2019-01-24
申请号:US15652594
申请日:2017-07-18
Applicant: GLOBALFOUNDRIES Inc.
Inventor: Erdem Kaltalioglu , Ronald G. Filippi, JR. , Ping-Chuan Wang , Cathryn Christiansen
IPC: H01L23/528 , H01L23/522 , H01L21/3065 , H01L21/306 , H01L21/308 , H01L21/768
Abstract: Interconnect structures for a security application and methods of forming an interconnect structure for a security application. A sacrificial masking layer is formed that includes a plurality of particles arranged with a random distribution. An etch mask is formed using the sacrificial masking layer. A hardmask is etched while masked by the etch mask to define a plurality of mask features arranged with the random distribution. A dielectric layer is etched while masked by the hardmask to form a plurality of openings in the dielectric layer that are arranged at the locations of the mask features. The openings in the dielectric layer are filled with a conductor to define a plurality of conductive features.
-
公开(公告)号:US09966431B2
公开(公告)日:2018-05-08
申请号:US15078112
申请日:2016-03-23
Applicant: GLOBALFOUNDRIES INC.
Inventor: Waikin Li , Chengwen Pei , Ping-Chuan Wang
IPC: H01L29/06 , H01L27/108 , H01L29/423 , H01L23/522
CPC classification number: H01L29/0676 , B82Y10/00 , H01L23/5226 , H01L27/10805 , H01L28/00 , H01L29/401 , H01L29/42392 , H01L29/66439 , H01L29/775
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to vertical memory cell structures and methods of manufacture. The vertical memory cell includes a vertical nanowire capacitor and vertical pass gate transistor. The vertical nanowire capacitor composes of: a plurality of vertical nanowires extending from an insulator layer; a dielectric material on vertical sidewalls of the plurality of vertical nanowires; doped material provided between the plurality of vertical nanowire; the pass gate transistor composes of: high-k dielectric on top part of the nanowire, metal layer surrounding high-k material as all-around gate. And there is dielectric layer in between vertical nanowire capacitor and vertical nanowire transistor as insulator. At least one bitline extending on a top of the plurality of vertical nanowires and in electrical contact therewith; and at least one wordline formed on vertical sidewalls of the plurality of vertical nanowires and separated therefrom by the dielectric material.
-
公开(公告)号:US09865514B2
公开(公告)日:2018-01-09
申请号:US14643436
申请日:2015-03-10
Applicant: GLOBALFOUNDRIES Inc.
Inventor: Hanyi Ding , J. Edwin Hostetter , Ping-Chuan Wang , Kimball M. Watson
IPC: H01L21/66 , H01L21/304
CPC classification number: H01L22/26 , H01L21/304 , H01L22/14 , H01L22/34
Abstract: A through-silicon via (TSV) capacitive test structure and method of determining TSV depth based on capacitance is disclosed. The TSV capacitive test structure is formed from a plurality of TSV bars that are evenly spaced. A first group of bars are electrically connected to form a first capacitor node, and a second group of bars is electrically connected to form a second capacitor node. The capacitance is measured, and a TSV depth is computed, prior to backside thinning. The computed TSV depth may then be fed to downstream grinding and/or polishing tools to control the backside thinning process such that the semiconductor wafer is thinned such that the backside is flush with the TSV.
-
公开(公告)号:US09818652B1
公开(公告)日:2017-11-14
申请号:US15140025
申请日:2016-04-27
Applicant: GLOBALFOUNDRIES INC.
Inventor: Chengwen Pei , Ping-Chuan Wang , Kai D. Feng
IPC: H01L27/12 , H01L21/84 , H01L21/3065 , H01L21/28
CPC classification number: H01L21/84 , H01L27/1203
Abstract: Structures for a commonly-bodied field-effect transistors and methods of forming such structures. The structure includes a body of semiconductor material defined by a trench isolation region in a semiconductor substrate. The body includes a plurality of first sections, a plurality of second sections, and a third section, the second sections coupling the first sections and the third section. The third section includes a contact region used as a common-body contact for at least the first sections. The first sections and the third section have a first height and the second sections have a second height that is less than the first height.
-
7.
公开(公告)号:US09443776B2
公开(公告)日:2016-09-13
申请号:US14729446
申请日:2015-06-03
Applicant: GLOBALFOUNDRIES INC.
Inventor: Ronald G. Filippi , Jason P. Gill , Vincent J. McGahay , Paul S. McLaughlin , Conal E. Murray , Hazara S. Rathore , Thomas M. Shaw , Ping-Chuan Wang
IPC: H01L23/00 , H01L21/66 , H01L23/522 , H05K1/09 , H05K1/02
CPC classification number: H01L22/34 , H01L22/32 , H01L23/5226 , H01L23/562 , H01L2924/0002 , H05K1/0268 , H05K1/0269 , H05K1/092 , Y10S438/927 , Y10T29/49004 , H01L2924/00
Abstract: A test structure used to determine reliability performance includes a patterned metallization structure having multiple interfaces, which provide stress risers. A dielectric material surrounds the metallization structure, where a mismatch in coefficients of thermal expansion (CTE) between the metallization structure and the surrounding dielectric material exist such that a thermal strain value is provided to cause failures under given stress conditions as a result of CTE mismatch to provide a yield indicative of reliability for a manufacturing design.
Abstract translation: 用于确定可靠性性能的测试结构包括具有多个界面的图案化金属化结构,其提供应力梯度。 电介质材料围绕金属化结构,其中存在金属化结构和周围电介质材料之间的热膨胀系数(CTE)不匹配,使得提供热应变值以引起由于CTE失配导致的给定应力条件下的故障 以提供指示制造设计的可靠性的产量。
-
公开(公告)号:US09240406B2
公开(公告)日:2016-01-19
申请号:US14257143
申请日:2014-04-21
Applicant: GLOBALFOUNDRIES INC.
Inventor: Kai D. Feng , Dan Moy , Chengwen Pei , Robert R. Robison , Pinping Sun , Richard A. Wachnik , Ping-Chuan Wang
CPC classification number: H01L27/0733 , H01L27/0629 , H01L27/0805 , H01L27/11206 , H01L29/66181 , H01L29/945
Abstract: A capacitor structure can include a parallel connection of a plurality of trench capacitors. First nodes of the plurality of trench capacitors are electrically tied to provide a first node of the capacitor structure. Second nodes of the plurality of trench capacitors are electrically tied together through at least one programmable electrical connection at a second node of the capacitor structure. Each programmable electrical connection can include at least one of a programmable electrical fuse and a field effect transistor, and can disconnect a corresponding trench capacitor temporarily or permanently. The total capacitance of the capacitor structure can be tuned by programming, temporarily or permanently, the at least one programmable electrical connection.
Abstract translation: 电容器结构可以包括多个沟槽电容器的并联连接。 电连接多个沟槽电容器的第一节点以提供电容器结构的第一节点。 多个沟槽电容器的第二节点通过电容器结构的第二节点处的至少一个可编程电连接电连接在一起。 每个可编程电气连接可以包括可编程电熔丝和场效应晶体管中的至少一个,并且可以临时或永久地断开相应的沟槽电容器。 可以通过暂时或永久地编程至少一个可编程电连接来调节电容器结构的总电容。
-
公开(公告)号:US09960226B2
公开(公告)日:2018-05-01
申请号:US15661504
申请日:2017-07-27
Applicant: GLOBALFOUNDRIES INC.
Inventor: Wai-Kin Li , Chengwen Pei , Ping-Chuan Wang
IPC: H01L49/02 , H01L21/8238 , H01L27/06
CPC classification number: H01L28/92 , H01L21/823821 , H01L21/823842 , H01L21/823857 , H01L27/0629
Abstract: High density capacitor structures based on an array of semiconductor nanorods are provided. The high density capacitor structure can be a plurality of capacitors in which each of the semiconductor nanorods serves as a bottom electrode for one of the plurality of capacitors, or a large-area metal-insulator-metal (MIM) capacitor in which the semiconductor nanorods serve as a support structure for a bottom electrode of the MIM capacitor subsequently formed.
-
公开(公告)号:US09817063B2
公开(公告)日:2017-11-14
申请号:US15048704
申请日:2016-02-19
Applicant: GLOBALFOUNDRIES INC.
Inventor: Ping-Chuan Wang , Andrew T. Kim , Ronald G. Filippi
IPC: G01R31/28 , H01L21/66 , H01L23/522 , H01L27/08
CPC classification number: G01R31/2858 , H01L22/34 , H01L23/5226 , H01L27/0802
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to interconnect reliability structures and methods of manufacture. The structure includes: a plurality of resistors; and a voltmeter configured to sense a relative difference in resistance of the plurality of resistors indicative of at least one of a via-depletion and line-depletion.
-
-
-
-
-
-
-
-
-