公开(公告)号：US07678641B2

公开(公告)日：2010-03-16

申请号：US11211103

申请日：2005-08-25

申请人： Toshifumi Mori ,  Katsuaki Ookoshi ,  Takashi Watanabe ,  Hiroyuki Ohta

发明人： Toshifumi Mori ,  Katsuaki Ookoshi ,  Takashi Watanabe ,  Hiroyuki Ohta

IPC分类号： H01L29/00

CPC分类号： H01L21/76224 ,  H01L21/76229 ,  H01L21/823481 ,  H01L29/165 ,  H01L29/66628 ,  H01L29/66636 ,  H01L29/7843 ,  H01L29/7848

摘要： There is provided a semiconductor device having a device isolation region of STI structure formed on a silicon substrate so as to define a device region, wherein the device isolation region comprises a device isolation trench formed in the silicon substrate, and a device isolation insulation film filling the device isolation trench. At least a surface part of the device isolation insulation film is formed of an HF-resistant film.

摘要翻译： 提供了一种在硅衬底上形成有STI结构的器件隔离区域以限定器件区域的半导体器件，其中器件隔离区域包括形成在硅衬底中的器件隔离沟槽，以及器件隔离绝缘膜填充 器件隔离沟槽。 器件隔离绝缘膜的至少表面部分由耐高温膜形成。

公开(公告)号：US20060278952A1

公开(公告)日：2006-12-14

申请号：US11211103

申请日：2005-08-25

申请人： Toshifumi Mori ,  Katsuaki Ookoshi ,  Takashi Watanabe ,  Hiroyuki Ohta

发明人： Toshifumi Mori ,  Katsuaki Ookoshi ,  Takashi Watanabe ,  Hiroyuki Ohta

IPC分类号： H01L29/00 ,  H01L21/8238

CPC分类号： H01L21/76224 ,  H01L21/76229 ,  H01L21/823481 ,  H01L29/165 ,  H01L29/66628 ,  H01L29/66636 ,  H01L29/7843 ,  H01L29/7848

摘要： There is provided a semiconductor device having a device isolation region of STI structure formed on a silicon substrate so as to define a device region, wherein the device isolation region comprises a device isolation trench formed in the silicon substrate, and a device isolation insulation film filling the device isolation trench. At least a surface part of the device isolation insulation film is formed of an HF-resistant film.

摘要翻译： 提供了一种在硅衬底上形成有STI结构的器件隔离区域以限定器件区域的半导体器件，其中器件隔离区域包括形成在硅衬底中的器件隔离沟槽，以及器件隔离绝缘膜填充 器件隔离沟槽。 器件隔离绝缘膜的至少表面部分由耐高温膜形成。

公开(公告)号：US20060121714A1

公开(公告)日：2006-06-08

申请号：US11103562

申请日：2005-04-12

申请人： Hiroyuki Ohta ,  Katsuaki Ookoshi ,  Toshifumi Mori

发明人： Hiroyuki Ohta ,  Katsuaki Ookoshi ,  Toshifumi Mori

IPC分类号： H01L21/3205

CPC分类号： H01L21/02115 ,  H01L21/0217 ,  H01L21/02211 ,  H01L21/02271 ,  H01L21/28518 ,  H01L21/3145 ,  H01L21/76837 ,  H01L21/76895 ,  H01L21/823814 ,  H01L21/823864 ,  H01L29/665 ,  H01L29/6653 ,  H01L29/6656 ,  H01L29/6659 ,  H01L29/7833

摘要： Disclosed is a method for manufacturing a semiconductor device provided with a sidewall having a high quality and an excellent shape. The sidewall on a gate electrode side wall is formed using a carbon-containing silicon nitride oxide film. The film can be formed by a CVD method using, as starting materials, BTBAS and oxygen where a BTBAS flow rate/oxygen flow rate ratio is appropriately set and a low film formation temperature is set, for example, at about 530° C. When forming the sidewall using this film, improvement in HF resistance and reduction in fringe capacitance can be realized due to contribution of nitrogen atoms and carbon atoms. Further, when forming this film under low temperature conditions, unnecessary diffusion of impurities introduced into a semiconductor substrate can be suppressed. Thus, transistor characteristics are enhanced and stabilized, so that high performance and high quality in the semiconductor device can be realized.

摘要翻译： 公开了一种具有高质量和优良形状的侧壁的半导体器件的制造方法。 栅电极侧壁上的侧壁使用含碳氮氧化硅膜形成。 可以通过使用BTBAS和氧气作为原料的BTBAS流量/氧气流量比适当设定并且低成膜温度设定为例如约530℃的CVD法形成。当 使用该膜形成侧壁，由于氮原子和碳原子的贡献，可以实现HF电阻的提高和边缘电容的降低。 此外，当在低温条件下形成该膜时，可以抑制引入到半导体衬底中的杂质的不必要的扩散。 因此，晶体管特性得到增强和稳定，从而可以实现半导体器件的高性能和高质量。

公开(公告)号：US07037803B2

公开(公告)日：2006-05-02

申请号：US10721870

申请日：2003-11-26

申请人： Kengo Inoue ,  Toshifumi Mori ,  Ryou Nakamura ,  Hiroyuki Ohta ,  Takashi Saiki

发明人： Kengo Inoue ,  Toshifumi Mori ,  Ryou Nakamura ,  Hiroyuki Ohta ,  Takashi Saiki

IPC分类号： H01L21/76

CPC分类号： H01L21/76224 ,  H01L21/823871 ,  H01L21/823878

摘要： A semiconductor device manufacture method has the steps of: (a) forming a polishing stopper layer over a semiconductor substrate; (b) etching the semiconductor substrate to form a trench; (c) forming a first liner insulating layer of silicon oxide over the surface of the trench; (d) forming a second liner insulating layer of silicon nitride over the first liner insulating layer, the second liner insulating layer having a thickness of at least 20 nm or at most 8 nm; (e1) depositing a third liner insulating layer of silicon oxide over the second liner insulating layer by plasma CVD at a first bias; and (e2) depositing an isolation layer of silicon oxide by plasma CVD at a second bias higher than the first bias, the isolation layer burying a recess defined by the third liner insulating layer.

摘要翻译： 半导体器件制造方法具有以下步骤：（a）在半导体衬底上形成抛光阻挡层; （b）蚀刻半导体衬底以形成沟槽; （c）在所述沟槽的表面上形成氧化硅的第一衬垫绝缘层; （d）在所述第一衬垫绝缘层上形成氮化硅的第二衬垫绝缘层，所述第二衬垫绝缘层的厚度为至少20nm或至多8nm; （e1）在第一偏压下通过等离子体CVD沉积第二衬里绝缘层上的第三衬垫绝缘层氧化硅; 和（e2）以高于第一偏压的第二偏压通过等离子体CVD沉积氧化硅隔离层，隔离层埋设由第三衬里绝缘层限定的凹部。

公开(公告)号：US07407860B2

公开(公告)日：2008-08-05

申请号：US11098567

申请日：2005-04-05

申请人： Young Suk Kim ,  Toshifumi Mori

发明人： Young Suk Kim ,  Toshifumi Mori

IPC分类号： H01L21/336 ,  H01L21/76

CPC分类号： H01L29/7842 ,  H01L21/823807 ,  H01L21/823814 ,  H01L29/1083 ,  H01L29/165 ,  H01L29/665 ,  H01L29/6653 ,  H01L29/6656 ,  H01L29/66628 ,  H01L29/66636 ,  H01L29/7848

摘要： Compression stress applying portions 20 of SiGe film are formed in the source/drain regions of the p-MOSA region 30a. Then, impurities are implanted in the p-MOS region 30a and the n-MOS region 30b to form shallow junction regions 22a, 22b and deep junction regions 23a, 23b. The impurity in the shallow junction regions 22a, 22b is prevented from being diffused immediately below the gate insulation film 15 by the thermal processing in forming the SiGe film, the short channel effect is prevented, and the hole mobility of the channel region of the p-MOS transistor 14a. The operation speed of the p-MOS transistor 13a is balanced with that of the n-MOS transistor, whereby the operation speed of the complementary semiconductor device 10 can be increased. The semiconductor device fabricating method can increase and balance the operation speed of a p-transistor with that of an n-transistor.

摘要翻译： 在p-MOSA区域30a的源极/漏极区域中形成SiGe膜的压应力施加部分20。 然后，在p-MOS区域30a和n-MOS区域30b中注入杂质以形成浅结区域22a，22b和深结区域23a，23b。 通过在形成SiGe膜中的热处理，防止浅结区域22a，22b中的杂质在栅极绝缘膜15的正下方扩散，防止短沟道效应，并且沟道区域的空穴迁移率 p-MOS晶体管14a。 p-MOS晶体管13a的工作速度与n-MOS晶体管的操作速度平衡，可以提高互补半导体器件10的工作速度。 半导体器件制造方法可以增加并平衡p型晶体管与n型晶体管的工作速度。

公开(公告)号：US07166516B2

公开(公告)日：2007-01-23

申请号：US10696775

申请日：2003-10-30

申请人： Masayuki Furuhashi ,  Toshifumi Mori ,  Young Suk Kim ,  Takayuki Ohba ,  Ryou Nakamura

发明人： Masayuki Furuhashi ,  Toshifumi Mori ,  Young Suk Kim ,  Takayuki Ohba ,  Ryou Nakamura

IPC分类号： H01L21/471 ,  C23C16/34 ,  C23C16/36

CPC分类号： H01L21/823814 ,  H01L21/823842

摘要： The semiconductor device fabrication method comprises the step of forming gate electrode 20 on a semiconductor substrate 10 with a gate insulation film 18 formed therebetween; the step of implanting dopants in the semiconductor substrate 10 with the gate electrode 20 as the mask to form dopant diffused regions 28, 36; the step of forming a silicon oxide film 38 on the semiconductor substrate 10, covering the gate electrodes 20; anisotropically etching the silicon oxide film 38 to form sidewall spacers 42 including the silicon oxide film 38 on the side walls of the gate electrode 20. In the step of forming a silicon oxide film 38, the silicon oxide film 38 is formed by thermal CVD at a 500–580° C. film forming temperature, using bis(tertiary-butylamino)silane and oxygen as raw materials. Silicon oxide film 38 is formed at a relatively low film forming temperature, whereby the diffusion of the dopant in the doapnt diffused regions 28, 36 forming the shallow region of the extension source/drain structure can be suppressed.

摘要翻译： 半导体器件制造方法包括在半导体衬底10上形成栅电极20的步骤，其间形成有栅极绝缘膜18; 以栅电极20为掩模，在半导体衬底10中注入掺杂剂以形成掺杂剂扩散区域28,36的步骤; 在半导体衬底10上形成覆盖栅电极20的氧化硅膜38的步骤; 各向异性地蚀刻氧化硅膜38以在栅电极20的侧壁上形成包括氧化硅膜38的侧壁间隔物42。 在形成氧化硅膜38的步骤中，使用双（叔丁基氨基）硅烷和氧气作为原料，通过热CVD在500-580℃成膜温度下形成氧化硅膜38。 在相对较低的成膜温度下形成氧化硅膜38，由此可以抑制形成扩展源极/漏极结构的浅区域的多个扩散区域28,36中的掺杂剂的扩散。

公开(公告)号：US5012754A

公开(公告)日：1991-05-07

申请号：US72265

申请日：1987-09-08

申请人： Toshifumi Mori

发明人： Toshifumi Mori

IPC分类号： B63B35/30

CPC分类号： B63B35/308

摘要： A hull construction of a cargo carrier vessel, with self-propelling capacity, capable of carrying earth, sand, quarried stones and so forth and of disposing of them from the bottom is disclosed. While the bottom (11) is released, the hold forms a double-hull construction with side walls (12). A pair of right and left doors, each with an L-shaped section, is provided. The upper part of each door is connected by hinges to outsides of the side walls of said hold. The doors curve and extend along the released bottom. Cargo is carried in the hold (1). Furthermore, a door structure to dispose of cargo from the released bottom into the sea by releasing it to the right and left and equipment to open and close the pair of doors, located at the front and back of the door structure, is provided.

摘要翻译： PCT No.PCT / JP86 / 00559 Sec。 371日期1987年9月8日 102（e）日期1987年9月8日PCT公布1986年11月5日PCT公布。 公开号WO87 / 02960 日期：1987年5月21日。披露了具有自推进能力，能够运载地球，沙子，采石等等并从底部处置的货船的船体结构。 当底部（11）被释放时，挡板形成具有侧壁（12）的双壳体结构。 提供了一对左右门，每个都有一个L形的部分。 每个门的上部通过铰链连接到所述保持件的侧壁的外侧。 门沿着释放的底部曲线并延伸。 货物在货舱（1）中。 另外，还提供了一种将货物从释放的底部向左右释放并将设备打开和关闭位于门结构的前后的一对门的门结构。

公开(公告)号：US08044934B2

公开(公告)日：2011-10-25

申请号：US11723778

申请日：2007-03-22

申请人： Rieko Arai ,  Toshifumi Mori ,  Yoshiteru Takemori ,  Teruaki Yamaguchi ,  Takuji Harada ,  Yoshikatsu Ichikawa ,  Ryouta Sugiura ,  Ryosuke Murata

发明人： Rieko Arai ,  Toshifumi Mori ,  Yoshiteru Takemori ,  Teruaki Yamaguchi ,  Takuji Harada ,  Yoshikatsu Ichikawa ,  Ryouta Sugiura ,  Ryosuke Murata

IPC分类号： G09G5/08

CPC分类号： G05G25/04 ,  G05G2009/04774 ,  Y10T74/20201

摘要： An image display system has an operating device, a specifying device and an image display device. If the operating device receives a single operation from an exterior (i.e., from user), the operating device outputs first and second signals based on the single operation. The specifying device specifies a viewpoint and a sight line direction to look down a picture based on the first and second signals outputted by the operating device. The image display device displays an image of the picture in such a manner that the picture is looked down from the viewpoint in the sight line direction specified by the specifying device. As a result, the operation for adjusting the viewpoint and the sight line direction is facilitated.

摘要翻译： 图像显示系统具有操作装置，指定装置和图像显示装置。 如果操作装置从外部（即，从用户）接收到单个操作，则操作装置基于单个操作输出第一和第二信号。 指定装置基于由操作装置输出的第一和第二信号指定视点和视线方向以查看图片。 图像显示装置以从指定装置指定的视线方向的视点向下看的方式显示图像的图像。 结果，便于调整视点和视线方向的操作。

公开(公告)号：US20100090592A1

公开(公告)日：2010-04-15

申请号：US12573346

申请日：2009-10-05

申请人： Satoru Shiobara ,  Toshifumi Mori ,  Kenichi Ikari ,  Koichi Suzuki ,  Akira Tsuboyama

发明人： Satoru Shiobara ,  Toshifumi Mori ,  Kenichi Ikari ,  Koichi Suzuki ,  Akira Tsuboyama

IPC分类号： H01J1/62

CPC分类号： H01L51/5012 ,  H01L27/3211 ,  H01L51/5048 ,  H01L51/5265

摘要： An organic electroluminescent display apparatus having organic electroluminescent devices each of which is excellent in color reproducibility and has high emission efficiency in which green organic electroluminescent devices each have a delayed fluorescent material and a microcavity, and the hole transport layer of each of the devices has the same thickness as that of the hole transport layer of each of blue organic electroluminescent devices.

摘要翻译： 一种具有有机电致发光器件的有机电致发光器件，其各自具有优异的色彩再现性，并且具有高发光效率，其中绿色有机电致发光器件各自具有延迟的荧光材料和微腔，并且每个器件的空穴传输层具有 与蓝色有机电致发光器件的每个的空穴传输层的厚度相同。

公开(公告)号：US08858818B2

公开(公告)日：2014-10-14

申请号：US12895730

申请日：2010-09-30

申请人： Pushkar Ranade ,  Toshifumi Mori ,  Ken-ichi Okabe ,  Toshiki Miyake

发明人： Pushkar Ranade ,  Toshifumi Mori ,  Ken-ichi Okabe ,  Toshiki Miyake

IPC分类号： C23F1/00 ,  C03C15/00 ,  C03C25/68 ,  H01L21/302 ,  H01L21/461 ,  H01L21/265

CPC分类号： H01L21/26513 ,  H01L21/26506

摘要： The effects of knock-on oxide in a semiconductor substrate are reduced by providing a semiconductor substrate and forming a thin layer of native oxide on the semiconductor substrate. Ion implantation is performed through the native oxide layer. The native oxide layer reduces the phenomenon of knock-on oxide and oxygen concentration within the semiconductor substrate. Further reduction may be achieved by etching the surface of the semiconductor substrate in order to eliminate a concentration of oxygen at a surface of the semiconductor substrate.

摘要翻译： 通过提供半导体衬底并在半导体衬底上形成天然氧化物的薄层来减少半导体衬底中的环氧化物的影响。 通过天然氧化物层进行离子注入。 天然氧化物层减少了半导体衬底内的氧化物和氧浓度的现象。 可以通过蚀刻半导体衬底的表面以消除半导体衬底的表面处的氧浓度来实现进一步的还原。