-
公开(公告)号：US20210119589A1
公开(公告)日：2021-04-22
申请号：US16935142
申请日：2020-07-21
申请人： MEDIATEK INC.
发明人： Sung-Han Wen , Kuan-Ta Chen
摘要： The present invention provides an amplifier including a DAC, an analog signal processing circuit, a digital signal processing circuit, a signal detector and a driving stage is disclosed. The DAC is configured to perform a digital-to-analog conversion operation on a digital input signal to generate an analog input signal. The analog signal processing circuit is configured to generate a first processed signal according to the analog input signal and a feedback signal. The digital signal processing circuit is configured to process the digital input signal to generate a second processed signal. The signal detector is configured to detect strength of the digital input signal to generate a mode selection signal. The driving stage is configured to refer to the mode selection signal to receive one of the first processed signal and the second processed signal to generate an output signal, wherein the feedback signal is generated by the output signal.
-
公开(公告)号：US20180309416A1
公开(公告)日：2018-10-25
申请号：US15912448
申请日：2018-03-05
申请人： MEDIATEK INC.
发明人： Sung-Han Wen , Kuan-Ta Chen
CPC分类号： H03F1/42 , H03F1/083 , H03F1/086 , H03F1/14 , H03F1/34 , H03F3/21 , H03F3/45179 , H03F3/45475 , H03F2200/153 , H03F2200/408 , H03F2200/456
摘要： An amplifier circuit has a multi-stage amplifier, a compensation capacitor, and compensation circuits. The multi-stage amplifier has amplifiers cascaded between an input port and an output port of the multi-stage amplifier. The amplifiers include at least a first-stage amplifier, a second-stage amplifier and a third-stage amplifier. The compensation capacitor is coupled between the output port of the multi-stage amplifier and an output port of the first-stage amplifier. The compensation circuits include a first compensation circuit and a second compensation circuit. The first compensation circuit is coupled to the output port of the first-stage amplifier. The second compensation circuit is coupled to an output port of the second-stage amplifier.
-
公开(公告)号：US10469037B2
公开(公告)日：2019-11-05
申请号：US15912448
申请日：2018-03-05
申请人： MEDIATEK INC.
发明人： Sung-Han Wen , Kuan-Ta Chen
摘要： An amplifier circuit has a multi-stage amplifier, a compensation capacitor, and compensation circuits. The multi-stage amplifier has amplifiers cascaded between an input port and an output port of the multi-stage amplifier. The amplifiers include at least a first-stage amplifier, a second-stage amplifier and a third-stage amplifier. The compensation capacitor is coupled between the output port of the multi-stage amplifier and an output port of the first-stage amplifier. The compensation circuits include a first compensation circuit and a second compensation circuit. The first compensation circuit is coupled to the output port of the first-stage amplifier. The second compensation circuit is coupled to an output port of the second-stage amplifier.
-
公开(公告)号：US09888318B2
公开(公告)日：2018-02-06
申请号：US15232802
申请日：2016-08-09
申请人： MediaTek Inc.
发明人： Sung-Han Wen , Yu-Cheng Chang , Kuan-Ta Chen
CPC分类号： H04R3/007 , H04B3/32 , H04R1/1041 , H04R5/04 , H04R29/001 , H04R2420/09
摘要： A device includes an audio unit to provide a left audio channel, a right audio channel and a microphone channel to a headset plug. The device also includes a headset jack to form an electrical connection with the headset plug, and a swap switch configurable to swap connections of a ground terminal and a microphone terminal of the headset plug to the audio unit. The audio unit further includes: a first crosstalk cancellation circuit to subtract an estimated right-to-left crosstalk from a left digital path of the left audio channel, and to subtract an estimated left-to-right crosstalk from a right digital path of the right audio channel; and a second crosstalk cancellation circuit to subtract an estimated left-to-microphone crosstalk and an estimated right-to-microphone crosstalk from a microphone digital path of the microphone channel.
-
公开(公告)号：US20180019758A1
公开(公告)日：2018-01-18
申请号：US15630942
申请日：2017-06-22
申请人： MEDIATEK INC.
发明人： Chuan-Hung Hsiao , Kuan-Ta Chen
CPC分类号： H03M1/742 , H03F3/2171 , H03F3/2173 , H03F3/3035 , H03F3/304 , H03F2203/45238 , H03M1/001
摘要： A circuit applied to speaker includes a tri-level current DAC and a class D amplifier. The current DAC is arranged to receive a digital signal to generate a current signal, and the class D amplifier is arranged to directly receive the current from the current DAC and to amplify the current signal to generate an output signal. SNR performance is well improved class D amplifier due to small signal noise reduced by preceding tri-level DAC. In addition, the circuit further includes a driving stage, and a gate-drain voltage of a power transistor within the driving stage can be controlled to set the appropriate slew rate.
-
公开(公告)号：US20240211673A1
公开(公告)日：2024-06-27
申请号：US18522162
申请日：2023-11-28
申请人： Mediatek INC.
发明人： Pang-Yen Chin , Yu-Sian Lin , Ri-Cheng Zeng , Chi-Shun Cheng , Wei-Hsin Tseng , Kuan-Ta Chen , Chia-Hsin Hu
IPC分类号： G06F30/392 , H01L27/02
CPC分类号： G06F30/392 , H01L27/0207 , G06F2111/20
摘要： A method for designing an integrated circuit layout includes: generating an analog standard cell library and designing the integrated circuit layout by using at least the analog standard cell library, where the step of generating the analog standard cell library includes creating a target analog standard cell that is included in the analog standard cell library and does not violate layout rules of digital standard cells. Another method for designing an integrated circuit layout includes: generating a mixed-signal standard cell library and designing the integrated circuit layout by using at least the mixed-signal standard cell library, where the step of generating the mixed-signal standard cell library includes creating a target mixed-signal standard cell that is included in the mixed-signal standard cell library and does not violate layout rules of digital standard cells.
-
公开(公告)号：US11848646B2
公开(公告)日：2023-12-19
申请号：US17367616
申请日：2021-07-05
申请人： MEDIATEK INC.
发明人： Shih-Hsiung Chien , Sung-Han Wen , Kuan-Ta Chen
CPC分类号： H03F1/0222 , H03F3/45636 , H03F1/0211 , H03F1/0244 , H03F2200/102
摘要： An amplifier circuit includes a voltage-to-current conversion circuit and a current-to-voltage conversion circuit. The voltage-to-current conversion circuit generates a current signal according to an input voltage signal, and includes an operational transconductance amplifier (OTA) used to output the current signal at an output port of the OTA. The current-to-voltage conversion circuit generates an output voltage signal according to the current signal, and includes a linear amplifier (LA), wherein an input port of the LA is coupled to the output port of the OTA, and the output voltage signal is derived from an output signal at an output port of the LA.
-
公开(公告)号：US11451200B2
公开(公告)日：2022-09-20
申请号：US17132166
申请日：2020-12-23
申请人： MEDIATEK INC.
发明人： Fong-Wen Lee , Kuan-Ta Chen
摘要： A class-D amplifier with low pop-click noise is shown. A loop filter, a control signal generator, a first power driver, and a first feedback circuit are provided within the class-D amplifier to establish a first loop for signal amplification. The class-D amplifier further has a settling circuit and a pre-charging circuit. The settling circuit is configured to be combined with the loop filer and the control signal generator to establish a second loop to settle the loop filter and the control signal generator before the first loop is enabled. The pre-charging circuit is configured to pre-charge a positive output terminal and a negative output terminal of the first power driver.
-
公开(公告)号：US10535651B2
公开(公告)日：2020-01-14
申请号：US15953772
申请日：2018-04-16
申请人： MEDIATEK INC.
发明人： Sung-Han Wen , Kuan-Ta Chen
IPC分类号： H01L27/08 , H01L29/8605 , H01L49/02 , H01C10/14 , H03F3/45
摘要： An impedance circuit includes a first poly-resistor and a second poly-resistor. The first poly-resistor has a first terminal coupled to a first node, and a second terminal coupled to a second node. The second poly-resistor has a first terminal coupled to the first node, and a second terminal coupled to the second node. The resistance between the first terminal and the second terminal of the first poly-resistor is determined according to a first control voltage. The resistance between the first terminal and the second terminal of the second poly-resistor is determined according to a second control voltage. The first control voltage and the second control voltage are determined according to a first voltage at the first node and a second voltage at the second node.
-
公开(公告)号：US20180124512A1
公开(公告)日：2018-05-03
申请号：US15853745
申请日：2017-12-23
申请人： MediaTek Inc.
发明人： Sung-Han Wen , Yu-Cheng Chang , Kuan-Ta Chen
CPC分类号： H04R3/007 , H04B3/32 , H04R1/1041 , H04R5/04 , H04R29/001 , H04R2420/09
摘要： A device for removing crosstalk includes a jack to form an electrical connection with a plug, and an audio unit to provide a left audio channel and a right audio channel to the plug. The audio unit includes a crosstalk cancellation circuit. The crosstalk cancellation circuit estimates the crosstalk between the left audio channel and the right audio channel to obtain an estimated right-to-left crosstalk and an estimated left-to-right crosstalk, and to remove the crosstalk by subtracting the estimated right-to-left crosstalk and the estimated left-to-right crosstalk from digital signals in the left audio channel and the right audio channel, respectively.
-
-
-
-
-
-
-
-
-
搜索结果
26 条记录 (耗时 0.017 秒)
