利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

79 条记录 (耗时 0.039 秒)

    Semiconductor device design method, system and computer program product
    1.
    发明授权
    Semiconductor device design method, system and computer program product 有权
    半导体器件设计方法，系统和计算机程序产品

    公开(公告)号：US08904326B2

    公开(公告)日：2014-12-02

    申请号：US13539258

    申请日：2012-06-29

    申请人： Mu-Jen Huang ,  Chih Chi Hsiao ,  Wei-Ting Lin ,  Tsung-Hsin Yu ,  Chien-Wen Chen ,  Yung-Chow Peng

    发明人： Mu-Jen Huang ,  Chih Chi Hsiao ,  Wei-Ting Lin ,  Tsung-Hsin Yu ,  Chien-Wen Chen ,  Yung-Chow Peng

    IPC分类号： G06F9/455 ,  G06F17/50

    CPC分类号： G06F17/5036 ,  G06F17/505 ,  G06F17/5072 ,  G06F17/5077 ,  G06F17/5081

    摘要： In a semiconductor device design method performed by at least one processor, location data of at least one electrical component in a layout of a semiconductor device is extracted by the at least one processor. Voltage data associated with the at least one electrical component and based on a simulation of an operation of the semiconductor device is extracted by the at least one processor. Based on the extracted location data, the extracted voltage data is incorporated, by the at least one processor, in the layout to generate a modified layout of the semiconductor device.

    摘要翻译： 在由至少一个处理器执行的半导体器件设计方法中，所述至少一个处理器提取半导体器件的布局中的至少一个电气部件的位置数据。 由至少一个处理器提取与所述至少一个电气部件相关联并且基于所述半导体器件的操作的模拟的电压数据。 基于所提取的位置数据，所提取的电压数据由所述至少一个处理器并入所述布局中以生成所述半导体器件的修改的布局。

    Method and system for layout parasitic estimation
    2.
    发明授权
    Method and system for layout parasitic estimation 有权
    布局寄生估计方法和系统

    公开(公告)号：US08806414B2

    公开(公告)日：2014-08-12

    申请号：US13484480

    申请日：2012-05-31

    申请人： Mu-Jen Huang ,  Yu-Sian Jiang ,  Yi-Ting Lin ,  Hsien-Yu Tseng ,  Heng Kai Liu ,  Chien-Wen Chen ,  Chauchin Su

    发明人： Mu-Jen Huang ,  Yu-Sian Jiang ,  Yi-Ting Lin ,  Hsien-Yu Tseng ,  Heng Kai Liu ,  Chien-Wen Chen ,  Chauchin Su

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5081 ,  G06F2217/82

    摘要： A system comprises an electronic design automation (EDA) tool, for generating a schematic design of an integrated circuit (IC), generating a layout from the schematic design, editing the layout, and verifying the schematic design and layout. At least one non-transitory, computer readable storage medium, is provided for storing data representing the schematic design and the layout, the layout having a network of routing paths connecting at least two active layer devices of the IC design. An RC tool is provided for computing estimated parasitic capacitances of the routing paths of the network before verifying the schematic design and layout, and for inserting a capacitor corresponding to the estimated parasitic capacitance into the data representing the schematic design of the IC. A first device level simulation tool for simulating performance of the network based on the at least two active layer devices and the estimated parasitic capacitances.

    摘要翻译： 一种系统包括电子设计自动化（EDA）工具，用于产生集成电路（IC）的示意性设计，从原理图设计生成布局，编辑布局以及验证原理图设计和布局。 提供了至少一个非暂时的计算机可读存储介质，用于存储表示示意图设计和布局的数据，该布局具有连接IC设计的至少两个有源层设备的路由路径网络。 提供了一种RC工具，用于在验证原理图设计和布局之前计算网络路由路径的估计寄生电容，并将与估计的寄生电容对应的电容插入到表示IC原理图设计的数据中。 用于基于至少两个有源层器件和估计的寄生电容来模拟网络的性能的第一器件级仿真工具。

    Integrated circuit design flow with layout-dependent effects
    3.
    发明授权
    Integrated circuit design flow with layout-dependent effects 有权
    集成电路设计流程与布局相关的效果

    公开(公告)号：US08775993B2

    公开(公告)日：2014-07-08

    申请号：US13601773

    申请日：2012-08-31

    申请人： Mu-Jen Huang ,  Yu-Sian Jiang ,  Chien-Wen Chen

    发明人： Mu-Jen Huang ,  Yu-Sian Jiang ,  Chien-Wen Chen

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5072 ,  G06F17/5009 ,  G06F17/5081

    摘要： A design system for designing an integrated circuit that includes a processor, a memory coupled to the processor, and instructions to generate and edit a schematic of the integrated circuit, generate at least one recommended layout parameter of an integrated circuit device within the integrated circuit, extract the at least one recommended layout parameter during a layout stage of the integrated circuit, and calculate a circuit performance parameter of the integrated circuit using the at least one recommended layout parameter, and a user interface configured to display at least one of the circuit performance parameter and layout constraints of the integrated circuit device of the integrated circuit.

    摘要翻译： 一种用于设计包括处理器，耦合到处理器的存储器和用于生成和编辑集成电路的原理图的指令的集成电路的设计系统，生成集成电路内的集成电路器件的至少一个推荐布局参数， 在所述集成电路的布局阶段期间提取所述至少一个推荐的布局参数，以及使用所述至少一个推荐布局参数来计算所述集成电路的电路性能参数;以及用户界面，被配置为显示所述电路性能中的至少一个 集成电路集成电路器件的参数和布局约束。

    On-the-fly device characterization from layouts of circuits
    4.
    发明授权
    On-the-fly device characterization from layouts of circuits 有权
    电路布局中的实时器件表征

    公开(公告)号：US08726207B2

    公开(公告)日：2014-05-13

    申请号：US13115752

    申请日：2011-05-25

    申请人： Yu-Sian Jiang ,  Ya-Li Tai ,  Mu-Jen Huang ,  Chien-Wen Chen ,  Chauchin Su

    发明人： Yu-Sian Jiang ,  Ya-Li Tai ,  Mu-Jen Huang ,  Chien-Wen Chen ,  Chauchin Su

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5068

    摘要： A design system includes a layout module and a user interface. The layout module includes a computing unit, which is configured to extract layout parameters of an integrated circuit device in a circuit during a layout stage of the circuit, and calculate circuit parameters of the device using the layout parameters. The user interface is configured to display the circuit parameters of the device in response to a user selection of the device.

    摘要翻译： 设计系统包括布局模块和用户界面。 布局模块包括计算单元，其被配置为在电路的布局阶段期间提取电路中的集成电路器件的布局参数，并且使用布局参数来计算器件的电路参数。 用户界面被配置为响应于用户对设备的选择来显示设备的电路参数。

    EDA tool and method, and integrated circuit formed by the method
    5.
    发明授权
    EDA tool and method, and integrated circuit formed by the method 有权
    EDA工具和方法，并通过该方法形成集成电路

    公开(公告)号：US08745552B2

    公开(公告)日：2014-06-03

    申请号：US13484488

    申请日：2012-05-31

    申请人： Hsien-Yu Tseng ,  Shih-Kai Lin ,  Chin-Shen Lin ,  Yu-Sian Jiang ,  Heng-Kai Liu ,  Mu-Jen Huang ,  Chien-Wen Chen

    发明人： Hsien-Yu Tseng ,  Shih-Kai Lin ,  Chin-Shen Lin ,  Yu-Sian Jiang ,  Heng-Kai Liu ,  Mu-Jen Huang ,  Chien-Wen Chen

    IPC分类号： G06F17/50

    CPC分类号： H01L23/528 ,  G06F17/5068 ,  G06F17/5081 ,  G06F2217/12 ,  H01L21/76816 ,  H01L23/53228 ,  H01L27/0207

    摘要： A method comprises: accessing data representing a layout of a layer of an integrated circuit (IC) comprising a plurality of polygons defining circuit patterns to be divided among a number (N) of photomasks for multi-patterning a single layer of a semiconductor substrate, where N is greater than one. For each set of N parallel polygons in the layout closer to each other than a minimum separation for patterning with a single photomask, at least N−1 stitches are inserted in each polygon within that set to divide each polygon into at least N parts, such that adjacent parts of different polygons are assigned to different photomasks from each other. Data representing assignment of each of the parts in each set to respective photomasks are stored in a non-transitory, computer readable storage medium that is accessible for use in a process to fabricate the N photomasks.

    摘要翻译： 一种方法包括：访问表示集成电路（IC）的层的布局的数据，所述集成电路的层包括多个多边形，所述多边形限定电路图案，以划分数个（N）个光掩模，用于多个图案化半导体衬底的单层; 其中N大于1。 对于布局中的每个N个平行多边形组合，彼此比用用于单一光掩模进行图案化的最小间隔更靠近，至少N-1个针脚被插入到该组内的每个多边形中以将每个多边形分成至少N个部分，例如 不同多边形的相邻部分被分配给彼此不同的光掩模。 表示将每个组中的每个部分分配给相应光掩模的数据被存储在非瞬时的计算机可读存储介质中，该介质可访问以用于制造N个光掩模的过程。

    On-the-Fly Device Characterization from Layouts of Circuits
    6.
    发明申请
    On-the-Fly Device Characterization from Layouts of Circuits 有权
    电路布局中的实时器件特性描述

    公开(公告)号：US20120304146A1

    公开(公告)日：2012-11-29

    申请号：US13115752

    申请日：2011-05-25

    申请人： Yu-Sian Jiang ,  Ya-Li Tai ,  Mu-Jen Huang ,  Chien-Wen Chen ,  Chauchin Su

    发明人： Yu-Sian Jiang ,  Ya-Li Tai ,  Mu-Jen Huang ,  Chien-Wen Chen ,  Chauchin Su

    IPC分类号： G06F17/50

    CPC分类号： G06F17/5068

    摘要： A design system includes a layout module and a user interface. The layout module includes a computing unit, which is configured to extract layout parameters of an integrated circuit device in a circuit during a layout stage of the circuit, and calculate circuit parameters of the device using the layout parameters. The user interface is configured to display the circuit parameters of the device in response to a user selection of the device.

    摘要翻译： 设计系统包括布局模块和用户界面。 布局模块包括计算单元，其被配置为在电路的布局阶段期间提取电路中的集成电路器件的布局参数，并且使用布局参数来计算器件的电路参数。 用户界面被配置为响应于用户对设备的选择来显示设备的电路参数。

    KNEE JOINT
    8.
    发明申请
    KNEE JOINT 审中-公开
    膝关节

    公开(公告)号：US20130103167A1

    公开(公告)日：2013-04-25

    申请号：US13658906

    申请日：2012-10-24

    申请人： Chien-Wen Chen ,  Chien-Cheng Chen

    发明人： Chien-Wen Chen ,  Chien-Cheng Chen

    IPC分类号： A61F2/64

    CPC分类号： A61F2/644 ,  A61F2002/5006 ,  A61F2002/5016 ,  A61F2002/5073 ,  A61F2002/6818

    摘要： A knee joint includes a knee member including a movable plate connected to and pressable toward a fixed seat, and an interspace formed between the fixed seat and the movable plate. An upper connecting unit disposed atop the knee member abuts against the movable plate. A pivot shaft is inserted threadedly into the knee member and is rotatable relative thereto. Pressing the upper connection unit against the movable plate constricts the interspace so that the pivot shaft is clamped tightly between the fixed seat and the movable plate, thereby restricting a relative rotation between the knee member and the pivot shaft. The movable plate is restored to its original position when unpressed.

    摘要翻译： 膝关节包括膝盖构件，该膝部构件包括连接到固定座椅并可朝向固定座椅按压的可移动板，以及形成在固定座椅和可动板之间的间隙。 设置在膝盖构件上方的上连接单元抵靠可动板。 枢轴被螺纹地插入膝盖构件并且可相对于其旋转。 将上连接单元压靠在可移动板上以限制间隙，使得枢轴紧紧地夹紧在固定座与可动板之间，从而限制了膝部件与枢转轴之间的相对旋转。 未动作时，可移动板恢复到原来的位置。

    Reset Control Device, Reset Control Method and Electronic Device
    9.
    发明申请
    Reset Control Device, Reset Control Method and Electronic Device 有权
    复位控制装置，复位控制方法和电子装置

    公开(公告)号：US20120293220A1

    公开(公告)日：2012-11-22

    申请号：US13214248

    申请日：2011-08-22

    申请人： Chuan-Yuan Li ,  Chien-Wen Chen

    发明人： Chuan-Yuan Li ,  Chien-Wen Chen

    IPC分类号： H03L7/00

    CPC分类号： G06F1/24

    摘要： A reset control device for an electronic device having a battery for providing operating power for a system circuit is provided. The reset control device includes a signal generating unit for generating a control signal, and a control module installed in the battery and coupled to the signal generating unit for disconnecting a power supply link between the battery and the system circuit for a predetermined duration and recovering the power supply link, when the control signal conforms to a predefined rule, so as to reset the system circuit.

    摘要翻译： 提供一种用于具有用于为系统电路提供工作电力的电池的电子设备的复位控制装置。 复位控制装置包括用于产生控制信号的信号产生单元和安装在电池中并耦合到信号发生单元的控制模块，用于断开电池和系统电路之间的电源链路一段预定的持续时间并恢复 电源链路，当控制信号符合预定规则时，以便重置系统电路。