利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

67 条记录 (耗时 0.023 秒)

    Stochastic beating time-to-digital converter (TDC)
    1.
    发明授权
    Stochastic beating time-to-digital converter (TDC) 失效
    随机抖动时间 - 数字转换器（TDC）

    公开(公告)号：US08773182B1

    公开(公告)日：2014-07-08

    申请号：US13756670

    申请日：2013-02-01

    申请人： Ofir Degani ,  Ashoke Ravi ,  Hasnain Lakdawala ,  Rotem Banin

    发明人： Ofir Degani ,  Ashoke Ravi ,  Hasnain Lakdawala ,  Rotem Banin

    IPC分类号： H03L7/06

    CPC分类号： H03L7/085 ,  G04F10/005 ,  H03L2207/50

    摘要： A stochastic beating time-to-digital converter (TDC) can include triggered ring oscillator (TRO) and a stochastic TDC (sTDC). The TRO, when triggered by a reference signal edge, can generate a periodic TRO signal with a TRO period that is a selected ratio of a voltage-controlled oscillator (VCO) period. The TRO period can be greater than or less than the VCO period by the specified ratio. The sTDC with an event triggered memory can include an sTDC component with a plurality of groups of latches. Each group of latches can be configured to sample and store a VCO state at an edge of a TRO signal. The sTDC component can trigger a capture of a select number of VCO states of the group of latches when one latch in the group of latches transitions to a different digital state referred to as a transition edge.

    摘要翻译： 随机抖动时间 - 数字转换器（TDC）可以包括触发环形振荡器（TRO）和随机TDC（sTDC）。 当由参考信号沿触发时，TRO可以产生具有作为压控振荡器（VCO）周期的选定比率的TRO周期的周期性TRO信号。 TRO周期可以大于或小于VCO周期的指定比率。 具有事件触发的存储器的sTDC可以包括具有多组锁存器的sTDC组件。 每组锁存器可以配置为在TRO信号的边沿采样和存储VCO状态。 当锁存器组中的一个锁存器转变为被称为过渡沿的不同数字状态时，sTDC组件可以触发锁存器组的选定数量的VCO状态的捕获。

    Film bulk acoustic resonator calibration
    2.
    发明授权
    Film bulk acoustic resonator calibration 失效
    薄膜体声共振器校准

    公开(公告)号：US07576621B2

    公开(公告)日：2009-08-18

    申请号：US11823856

    申请日：2007-06-28

    申请人： Hasnain Lakdawala ,  Ofir Degani ,  Ashoke Ravi ,  Masoud Sajadieh ,  Soumyanath Krishnamurthy

    发明人： Hasnain Lakdawala ,  Ofir Degani ,  Ashoke Ravi ,  Masoud Sajadieh ,  Soumyanath Krishnamurthy

    IPC分类号： H03L1/00

    CPC分类号： H03L1/026 ,  H03L7/1974

    摘要： Film bulk acoustic resonators (FBARS) have resonant frequencies that vary with manufacturing variations, but tend to be matched when in proximity on an integrated circuit die. FBAR resonant frequency is determined using a fractional-N synthesizer and comparing phase/frequency of an output signal from the fractional-N synthesizer to a reference. The reference may be derived from a low frequency crystal oscillator, an external signal source, or a communications signal.

    摘要翻译： 薄膜体声共振器（FBARS）具有随着制造变化而变化的谐振频率，但是当在集成电路芯片附近时，它们倾向于匹配。 使用分数N合成器确定FBAR谐振频率，并将来自分数N合成器的输出信号的相位/频率与参考值进行比较。 该参考可以从低频晶体振荡器，外部信号源或通信信号导出。

    FEEDBACK CALIBRATION OF DIGITAL TO TIME CONVERTER
    3.
    发明申请
    FEEDBACK CALIBRATION OF DIGITAL TO TIME CONVERTER 有权
    数字到时间转换器的反馈校准

    公开(公告)号：US20150188583A1

    公开(公告)日：2015-07-02

    申请号：US14140801

    申请日：2013-12-26

    申请人： Ashoke Ravi ,  Ofir Degani ,  Hasnain Lakdawala

    发明人： Ashoke Ravi ,  Ofir Degani ,  Hasnain Lakdawala

    IPC分类号： H04B1/04 ,  H03M1/84

    CPC分类号： H04B17/21 ,  H03F1/3241 ,  H03M1/1009 ,  H03M1/82 ,  H03M1/84 ,  H04B1/0475 ,  H04B2001/0425

    摘要： This document discusses apparatus and methods for compensating non-linearity of digital-to-time converters (DTCs). In an example, a wireless device can include a digital-to-time converter (DTC) configured to receive a phase data information from a baseband processor and to provide a first modulation signal for generating a wireless signal, a detector configure to receive the first modulation signal and provide an indication of nonlinearities of the DTC, and a pre-distortion module configured to provide pre-distortion information to the DTC using the indication of nonlinearities.

    摘要翻译： 本文讨论了用于补偿数字到时间转换器（DTC）的非线性的装置和方法。 在一个示例中，无线设备可以包括被配置为从基带处理器接收相位数据信息并提供用于生成无线信号的第一调制信号的数字 - 时间转换器（DTC），检测器配置为接收第一 调制信号并提供DTC的非线性指示，以及被配置为使用非线性指示向DTC提供预失真信息的预失真模块。

    Digital Voltage Ramp Generator
    4.
    发明申请
    Digital Voltage Ramp Generator 审中-公开
    数字电压斜坡发生器

    公开(公告)号：US20150116012A1

    公开(公告)日：2015-04-30

    申请号：US14066961

    申请日：2013-10-30

    申请人： Hasnain Lakdawala ,  Eshel Gordon ,  Ofir Degani ,  Ashoke Ravi ,  Thomas W. Brown

    发明人： Hasnain Lakdawala ,  Eshel Gordon ,  Ofir Degani ,  Ashoke Ravi ,  Thomas W. Brown

    IPC分类号： H03K4/12

    CPC分类号： H03K4/12 ,  H03K4/48 ,  H03K4/502

    摘要： According to some embodiments, an all digital ramp generator may use a string of series connected delays or digital to time-based circuits to perform voltage ramp generation. Thus in some embodiments conventional operational amplifier circuits and relaxation oscillators may be replaced for generating triangular ramp waveforms for DC to DC or direct time-based DC to DC converters. The use of delay lines may produce sufficient resolution for many applications. Thus time domain techniques may afford a more digital approach that scales with process technology and allows high speed operation in some embodiments. A design based on use of inverters and capacitors may scale well with process technology. The decoder and drive logic may be integrated into the voltage ramp generation in some embodiments.

    摘要翻译： 根据一些实施例，全数字斜坡发生器可以使用串联连接的延迟串或数字到基于时间的电路来执行电压斜坡生成。 因此，在一些实施例中，常规运算放大器电路和弛豫振荡器可以被替换以产生用于直流到直流或直接基于时间的直流到直流转换器的三角形斜坡波形。 使用延迟线可以为许多应用产生足够的分辨率。 因此，时域技术可以提供与数字处理技术相比较的数字化方法，并且在一些实施例中允许高速操作。 基于逆变器和电容器的设计可以与工艺技术相结合。 在一些实施例中，解码器和驱动逻辑可以集成到电压斜坡生成中。

    CASCADED PHASE PULSE POSITION AND PULSE WIDTH MODULATION BASED DIGITAL TRANSMITTER
    7.
    发明申请
    CASCADED PHASE PULSE POSITION AND PULSE WIDTH MODULATION BASED DIGITAL TRANSMITTER 有权
    基于脉冲位置和脉冲宽度调制的数字信号发生器

    公开(公告)号：US20090041108A1

    公开(公告)日：2009-02-12

    申请号：US11837043

    申请日：2007-08-10

    申请人： Ofir Degani ,  Hasnain Lakdawala ,  Ashoke Ravi

    发明人： Ofir Degani ,  Hasnain Lakdawala ,  Ashoke Ravi

    IPC分类号： H03K7/10

    CPC分类号： H04L25/4902

    摘要： Briefly, in accordance with one or more embodiments, a digital transmitter may comprise two or more phase modulators in a cascaded arrangement. The phase modulators may modulate a local oscillator signal using control signals derived from the quadrature baseband data to be transmitted. A closed loop power control feedback arrangement may be used to compare the output power of the transmitter with a desired output signal, and make corrections to the output signal by modifying at least one of the control signals provided to the cascaded phase modulators.

    摘要翻译： 简而言之，根据一个或多个实施例，数字发射机可以包括两个或更多个级联布置的相位调制器。 相位调制器可以使用从要发送的正交基带数据导出的控制信号来调制本地振荡器信号。 可以使用闭环功率控制反馈装置来将发射机的输出功率与期望的输出信号进行比较，并且通过修改提供给级联相位调制器的控制信号中的至少一个来对输出信号进行校正。

    SUBRANGING FOR A PULSE POSITION AND PULSE WIDTH MODULATION BASED TRANSMITTER
    8.
    发明申请
    SUBRANGING FOR A PULSE POSITION AND PULSE WIDTH MODULATION BASED TRANSMITTER 有权
    用于脉冲位置和脉冲宽度调制的发射机的SUBRANGING

    公开(公告)号：US20090034603A1

    公开(公告)日：2009-02-05

    申请号：US12176646

    申请日：2008-07-21

    申请人： Hasnain Lakdawala ,  Ashoke Ravi ,  Ofir Degani ,  Itshak Hod ,  Yorgos Palaskas ,  Masoud Sajadieh

    发明人： Hasnain Lakdawala ,  Ashoke Ravi ,  Ofir Degani ,  Itshak Hod ,  Yorgos Palaskas ,  Masoud Sajadieh

    IPC分类号： H03K7/08

    CPC分类号： H03K7/10 ,  H03F3/2178 ,  H04B1/0483 ,  H04L25/4902

    摘要： Briefly, in accordance with one or more embodiments, in a pulse position and pulse position modulation out-phasing transmitter, the range of the phase angle, theta, may be divided into more than one range to drive a first power amplifier with a first range of theta, and to drive a second power amplifier with a second range of theta. In one or more embodiments, a main power amplifier is driven with a first phase range having a higher probability density function, and an overload power amplifier is driven with a first phase range having a lower probability density function. In one or more embodiments, a full adder may be used to combine the two phases wherein the sum signal is used to drive the main power amplifier, and the carry signal is used to drive the overload power amplifier.

    摘要翻译： 简而言之，根据一个或多个实施例，在脉冲位置和脉冲位置调制输出相位变送器中，相位角θ的范围可被划分成多于一个范围以驱动具有第一范围的第一功率放大器 的θ，并驱动具有θ的第二范围的第二功率放大器。 在一个或多个实施例中，主功率放大器由具有较高概率密度函数的第一相位范围驱动，而过载功率放大器由具有较低概率密度函数的第一相位范围驱动。 在一个或多个实施例中，全加器可以用于组合两相，其中求和信号用于驱动主功率放大器，并且进位信号用于驱动过载功率放大器。

    METHODS AND SYSTEMS TO COMPENSATE FOR NON-LINEARITY OF A STOCHASTIC SYSTEM
    10.
    发明申请
    METHODS AND SYSTEMS TO COMPENSATE FOR NON-LINEARITY OF A STOCHASTIC SYSTEM 有权
    补偿系统非线性的方法和系统

    公开(公告)号：US20150074156A1

    公开(公告)日：2015-03-12

    申请号：US14022683

    申请日：2013-09-10

    申请人： Ofir Degani ,  Ashoke Ravi ,  Hasnain Lakdawala

    发明人： Ofir Degani ,  Ashoke Ravi ,  Hasnain Lakdawala

    IPC分类号： G06F5/00 ,  G06F17/18

    CPC分类号： G06F5/00 ,  G04F10/005 ,  H03L7/085 ,  H03L2207/50 ,  H03M1/1014 ,  H03M1/1033

    摘要： Determination of digital compensation to compensate for non-linearity of stochastic system configured to sample a phase difference, based on statistical analysis of calibration data generated by the stochastic system in response to a linear phase ramp. The stochastic system may include a set of stochastic sampler circuits to sample a phase difference at periodic events, and calibration data may include a digital value of set of stochastic samples for each of multiple events. The calibration data may include sequences of the digital values in which the digital values increment over a range of the stochastic system (i.e., between saturation states of the stochastic system). Statistical analysis may include histogram analysis to estimate the probability distribution of the calibration data. The stochastic system may be configured as part of a time-to-digital converter, which may be configured within a feedback loop of a digitally controllable phase lock loop.

    摘要翻译： 基于随机系统响应于线性相位斜坡生成的校准数据的统计分析，确定数字补偿以补偿配置为采样相位差的随机系统的非线性。 随机系统可以包括一组随机采样器电路，以在周期性事件中采样相位差，并且校准数据可以包括多个事件中的每一个的随机样本集合的数字值。 校准数据可以包括数字值的序列，其中数字值在随机系统的范围（即，随机系统的饱和状态之间）增加。 统计分析可以包括直方图分析来估计校准数据的概率分布。 随机系统可以被配置为时间 - 数字转换器的一部分，其可以配置在数字可控锁相环的反馈回路内。