公开(公告)号：US10742244B1

公开(公告)日：2020-08-11

申请号：US16702366

申请日：2019-12-03

Applicant: QUALCOMM Incorporated

Inventor： Ayush Mittal ,  Arnab Chakraborty ,  Krishnaswamy Thiagarajan

IPC: H04B1/04

Abstract: A device has a first switch in a first transmit path coupled between an output of a first DAC (digital-to-analog converter) in the first transmit path and an input of a first baseband filter in the first transmit path. The device also includes a second switch coupled between the output of the first DAC and an input of a second baseband filter in a second transmit path. The second switch is permanently open. The device also has a third switch and a fourth switch. The third switch is coupled between an output of a second DAC in the second transmit path and the input of the second baseband filter. The fourth switch is coupled between the output of the second DAC and the input of the first baseband filter.

公开(公告)号：US10454509B2

公开(公告)日：2019-10-22

申请号：US15962865

申请日：2018-04-25

Applicant: QUALCOMM Incorporated

Inventor： Bhushan Shanti Asuri ,  Krishnaswamy Thiagarajan ,  Ashok Swaminathan ,  Shahin Mehdizad Taleie ,  Yen-Wei Chang ,  Vinod Panikkath ,  Sameer Vasantlal Vora ,  Ayush Mittal ,  Tonmoy Biswas ,  Sy-Chyuan Hwu ,  Zhilong Tang ,  Ibrahim Chamas ,  Ping Wing Lai ,  Behnam Sedighi ,  Dongwon Seo ,  Nitz Saputra

IPC: H04B1/04 ,  H04L27/20 ,  H04B1/00

Abstract: A communication circuit may include a first pair of digital-to-analog converters (DACs) coupled to an input of a first mixer and configured to generate first baseband signals. The communication circuit may further include a second pair of DACs coupled to an input of a second mixer and configured to generate second baseband signals. The second baseband signals may be shifted in phase relative to the first baseband signals.

公开(公告)号：US10862461B1

公开(公告)日：2020-12-08

申请号：US16431943

申请日：2019-06-05

Applicant: QUALCOMM Incorporated

Inventor： Tonmoy Biswas ,  Sreenivasa Mallia ,  Krishnaswamy Thiagarajan ,  Ashok Swaminathan ,  Vinod Panikkath

IPC: G06F1/04 ,  H03K3/00 ,  H03K3/037 ,  H03K5/13 ,  H04B1/40 ,  H03K5/00 ,  H03K19/20

Abstract: Certain aspects of the present disclosure are directed to a circuit for switch control. The circuit generally includes a plurality of flip-flops, each of the plurality of flip-flops having an input coupled to a respective one of a plurality of enable signals, a NOR gate having inputs coupled to outputs of the plurality of flip-flops; a plurality of AND gates, each having an input coupled to a respective one of the plurality of enable signals and having another input coupled to an output of the NOR gate, and a delay element coupled between the output of the NOR gate and reset inputs of the plurality of flip-flops.

公开(公告)号：US10141894B1

公开(公告)日：2018-11-27

申请号：US15640659

申请日：2017-07-03

Applicant: QUALCOMM INCORPORATED

Inventor： Karthikeya Aruppukottai Boominathan ,  Krishnaswamy Thiagarajan ,  Mahim Ranjan

IPC: H03F1/22 ,  H03F1/32 ,  H03F3/195

Abstract: A circuit includes a first amplifier path comprising a first amplifier, MA, a second amplifier path comprising a cascode device and a second amplifier, MB, a node defined by a source of the cascode device and a drain of the second amplifier, MB, and a capacitance coupled between the node and a source of the second amplifier, MB.

公开(公告)号：US20180139078A1

公开(公告)日：2018-05-17

申请号：US15472454

申请日：2017-03-29

Applicant: QUALCOMM Incorporated

Inventor： Ayush Mittal ,  Bhushan Shanti Asuri ,  Krishnaswamy Thiagarajan ,  Sameer Vasantlal Vora ,  Mahim Ranjan

IPC: H04L25/03

CPC classification number: H04L25/03 ,  H03D7/1458 ,  H03D7/165 ,  H03D2200/0082 ,  H03D2200/0086 ,  H03H7/21 ,  H03H2007/013 ,  H04B1/0475 ,  H04L25/03828 ,  H04L27/36

Abstract: A system includes: a baseband phase generator configured to receive differential in-phase (I) and quadrature (Q) signals and configured to output N phase-shifted baseband signals, wherein N is greater than 4, further wherein the baseband phase generator comprises a plurality of notch filters configured to receive the I and Q signals; and an upconverter configured to receive the phase-shifted baseband signals, to perform mixing on the phase-shifted baseband signals, and to output a differential upconverted signal.

公开(公告)号：US10305522B1

公开(公告)日：2019-05-28

申请号：US15962844

申请日：2018-04-25

Applicant: QUALCOMM Incorporated

Inventor： Bhushan Shanti Asuri ,  Krishnaswamy Thiagarajan

IPC: H03F3/45 ,  H04B1/04

Abstract: A communication circuit may include mixers configured to generate voltage mode outputs. The communication circuit may further include voltage nodes configured to sum the voltage mode outputs produced by the mixers to generate intermediate voltage mode signals. The communication circuit may further include transconductors configured to convert the intermediate voltage mode signals to intermediate current mode signals. The communication circuit may further include at least one current node configured to sum the intermediate current mode signals to generate at least one mixer output signal.

公开(公告)号：US20190089358A1

公开(公告)日：2019-03-21

申请号：US15711708

申请日：2017-09-21

Applicant: Qualcomm Incorporated

Inventor： Ayush Mittal ,  Gajanan Maroti Devpuje ,  Bhushan Shanti Asuri ,  Krishnaswamy Thiagarajan

IPC: H03L7/07 ,  H03L7/081 ,  H03L7/089 ,  H03L7/099 ,  H03K5/133

CPC classification number: H03L7/07 ,  H03K5/133 ,  H03L7/0812 ,  H03L7/0814 ,  H03L7/0891 ,  H03L7/093 ,  H03L7/0995

Abstract: An integrated circuit is disclosed that implements a delay-locked loop with differential delay lines. In an example aspect, the integrated circuit includes a first delay line, a second delay line, and control circuitry. The first and second delay lines are coupled to a reference clock source to receive a reference clock. The first delay line produces a first delayed signal that is delayed relative to the reference clock by a first delay amount. The second delay line produces a second delayed signal that is delayed relative to the reference clock by a second delay amount. The control circuitry is coupled to the first and second delay lines. The control circuitry is configured to receive the first delayed signal, to receive the second delayed signal, and to adjust the first delay amount or the second delay amount based on the first delayed signal and the second delayed signal.

公开(公告)号：US11736071B2

公开(公告)日：2023-08-22

申请号：US17208864

申请日：2021-03-22

Applicant: QUALCOMM Incorporated

Inventor： Ayush Mittal ,  Sreenivasa Mallia ,  Arpit Gupta ,  Krishnaswamy Thiagarajan ,  Bhushan Shanti Asuri

IPC: H03F1/22 ,  H03F1/42 ,  H03F3/24

CPC classification number: H03F1/42 ,  H03F3/245 ,  H03F2200/09 ,  H03F2200/36 ,  H03F2200/451

Abstract: Certain aspects of the present disclosure provide an amplifier. The amplifier generally includes an amplifier core circuit configured to amplify a radio frequency signal and having a first output and a second output; a transformer coupled to the amplifier core circuit, the transformer having a primary winding and a secondary winding, the primary winding being coupled to the first output and the second output of the amplifier core circuit, the secondary winding being coupled to an output node of the amplifier; and a variable resistance circuit coupled in parallel with the primary winding.

公开(公告)号：US10348246B1

公开(公告)日：2019-07-09

申请号：US15862567

申请日：2018-01-04

Applicant: Qualcomm Incorporated

Inventor： Ayush Mittal ,  Krishnaswamy Thiagarajan ,  Bhushan Shanti Asuri ,  Mahim Ranjan

IPC: H03D7/12 ,  H04B1/40

Abstract: An apparatus is disclosed for mixer biasing with baseband filter common-mode voltage. In an example aspect, the apparatus includes a mixer, a baseband filter, and a bias circuit. The mixer has a mixer transistor that is coupled to a bias node and a baseband node. The baseband filter is coupled to the mixer via the baseband node. The baseband filter is configured to operate with a common-mode reference voltage that is associated with a common-mode voltage applied at the baseband node. The bias circuit is coupled to the baseband filter and the bias node. The bias circuit is configured to receive the common-mode reference voltage from the baseband filter and generate, at the bias node, a bias voltage for biasing the mixer transistor based on the common-mode reference voltage.

公开(公告)号：US10164637B2

公开(公告)日：2018-12-25

申请号：US15441750

申请日：2017-02-24

Applicant: QUALCOMM Incorporated

Inventor： Sreenivasa Mallia ,  Ayush Mittal ,  Krishnaswamy Thiagarajan ,  Karthikeya Aruppukottai Boominathan

IPC: H03K19/0185

Abstract: A device and method for shifting voltage levels within a circuit are provided. An aspect of the disclosure provides a level shifting circuit for shifting a first logic domain to a second logic domain. In particular, the level shifting circuit can receive an input signal having a first logic domain with a first high voltage and a first low voltage. The level shifting circuit can receive inputs corresponding to a second high voltage and a second low voltage from the second logic domain. The level shifting circuit can concurrently switch the first high voltage and first low voltage at the input to the second high voltage and the second low voltage to produce a level-shifted version of the input signal at the output. The level shifting circuit can also have a plurality of guard transistors that prevent overvoltage of the circuit components.