FLIP CHIP AND PRE-MOLDED CLIP POWER MODULES

    公开(公告)号:US20250006603A1

    公开(公告)日:2025-01-02

    申请号:US18344292

    申请日:2023-06-29

    Inventor: Yong LIU Qing YANG

    Abstract: Devices and methods are disclosed for high power inverter modules with enhanced thermal and mechanical performance, for use in electric vehicles. The disclosed devices feature enlarged clips that cover an entire die, to distribute mechanical forces, thus preventing die cracks for improved reliability. In these power modules, semiconductor dies are sandwiched between a three-layer direct bond metal (DBM) structure and the enlarged clip. A pre-molded clip assembly can be used that includes integrated metalliization to eliminate the need for external wire bonds. Alternatively, semiconductor dies can be inverted in a flip-chip configuration to face a modified DBM structure that integrates the metallization. Simulations of the disclosed power inverters indicate improved efficiency in dissipating heat.

    DUAL-SIDE COOLING SEMICONDUCTOR PACKAGES AND RELATED METHODS

    公开(公告)号:US20220208653A1

    公开(公告)日:2022-06-30

    申请号:US17136299

    申请日:2020-12-29

    Inventor: Yong LIU Qing YANG

    Abstract: A dual-side cooling (DSC) semiconductor package includes a first metal-insulator-metal (MIM) substrate having a first insulator layer, first metallic layer, and second metallic layer. A second MIM substrate includes a second insulator layer, third metallic layer, and fourth metallic layer. The third metallic layer includes a first portion having a first contact area and a second portion, electrically isolated from the first portion, having a second contact area. A semiconductor die is coupled with the second metallic layer and is directly coupled with the third metallic layer through one or more solders, sintered layers, electrically conductive tapes, solderable top metal (STM) layers, and/or under bump metal (UBM) layers. The first contact area is electrically coupled with a first electrical contact of the die and the second contact area is electrically coupled with a second electrical contact of the die. The first and fourth metallic layers are exposed through an encapsulant.

    HOUSINGS FOR SEMICONDUCTOR PACKAGES AND RELATED METHODS

    公开(公告)号:US20250149419A1

    公开(公告)日:2025-05-08

    申请号:US19016598

    申请日:2025-01-10

    Abstract: A casing for semiconductor packages that includes a plurality of press-fit pins is disclosed. Specific implementations include a shaft including a first end and a second end. The first end may include a head. The press-fit pin may include a bonding portion included at the second end. The bonding portion may include a first section extending substantially perpendicular from a longest length of the shaft. The bonding portion may also include an angled section coupled to a bonding foot. The bonding foot may be configured to be ultrasonically welded to a substrate.

    THERMAL PERFORMANCE IMPROVEMENT AND STRESS REDUCTION IN SEMICONDUCTOR DEVICE MODULES

    公开(公告)号:US20250096159A1

    公开(公告)日:2025-03-20

    申请号:US18970731

    申请日:2024-12-05

    Inventor: Yong LIU Qing YANG

    Abstract: In a general aspect, a method of producing a signal distribution assembly includes forming a first metal layer having a first, planar side and a second, non-planar side opposite the first side. The second side includes a first base portion, a first post extending from the first base portion; and a second post extending from the first base portion. The method also includes molding the first metal layer such that a molding compound is disposed on the second side of the first metal layer with respective upper surfaces of the first and second posts being exposed through the molding compound. The method further includes coupling the first side of the first metal layer to a first surface of a thermally conductive insulator layer and coupling a second metal layer with a second surface of the thermally conductive insulator layer opposite the first surface of the thermally conductive insulator layer.

    DUAL-SIDE COOLING SEMICONDUCTOR PACKAGES AND RELATED METHODS

    公开(公告)号:US20250069992A1

    公开(公告)日:2025-02-27

    申请号:US18940141

    申请日:2024-11-07

    Inventor: Yong LIU Qing YANG

    Abstract: A dual-side cooling (DSC) semiconductor package includes a first metal-insulator-metal (MIM) substrate having a first insulator layer, first metallic layer, and second metallic layer. A second MIM substrate includes a second insulator layer, third metallic layer, and fourth metallic layer. The third metallic layer includes a first portion having a first contact area and a second portion, electrically isolated from the first portion, having a second contact area. A semiconductor die is coupled with the second metallic layer and is directly coupled with the third metallic layer through one or more solders, sintered layers, electrically conductive tapes, solderable top metal (STM) layers, and/or under bump metal (UBM) layers. The first contact area is electrically coupled with a first electrical contact of the die and the second contact area is electrically coupled with a second electrical contact of the die. The first and fourth metallic layers are exposed through an encapsulant.

    POWER MODULE
    6.
    发明申请

    公开(公告)号:US20220208666A1

    公开(公告)日:2022-06-30

    申请号:US17655216

    申请日:2022-03-17

    Abstract: A power module can include a casing mounted to a baseplate that contains a substrate with circuitry. The circuitry can include pins for coupling signals to/from the circuitry. These pins can extend through a cover portion of the casing so that an electronic substrate, such as a printed circuit board (PCB) can be press-fit onto the pins. When press-fit, the electronic substrate is supported and positioned by support pillars that extend from the base plate to above the cover portion of the casing. If the pins and the support pillars have different coefficients of thermal expansion, damage to connection points between the pins and the circuitry may occur. Here, a power module is disclosed that has thermally matched pins and support pillars so that when the system is thermally cycled over a range of temperatures, the connection points are not damaged by forces induced by thermal expansion.

    DUAL-SIDE COOLING SEMICONDUCTOR PACKAGES AND RELATED METHODS

    公开(公告)号:US20230238307A1

    公开(公告)日:2023-07-27

    申请号:US18194780

    申请日:2023-04-03

    Inventor: Yong LIU Qing YANG

    Abstract: A dual-side cooling (DSC) semiconductor package includes a first metal-insulator-metal (MIM) substrate having a first insulator layer, first metallic layer, and second metallic layer. A second MIM substrate includes a second insulator layer, third metallic layer, and fourth metallic layer. The third metallic layer includes a first portion having a first contact area and a second portion, electrically isolated from the first portion, having a second contact area. A semiconductor die is coupled with the second metallic layer and is directly coupled with the third metallic layer through one or more solders, sintered layers, electrically conductive tapes, solderable top metal (STM) layers, and/or under bump metal (UBM) layers. The first contact area is electrically coupled with a first electrical contact of the die and the second contact area is electrically coupled with a second electrical contact of the die. The first and fourth metallic layers are exposed through an encapsulant.

    POWER MODULE
    10.
    发明申请

    公开(公告)号:US20220130740A1

    公开(公告)日:2022-04-28

    申请号:US16949262

    申请日:2020-10-22

    Abstract: A power module can include a casing mounted to a baseplate that contains a substrate with circuitry. The circuitry can include pins for coupling signals to/from the circuitry. These pins can extend through a cover portion of the casing so that an electronic substrate, such as a printed circuit board (PCB) can be press-fit onto the pins. When press-fit, the electronic substrate is supported and positioned by support pillars that extend from the base plate to above the cover portion of the casing. If the pins and the support pillars have different coefficients of thermal expansion, damage to connection points between the pins and the circuitry may occur. Here, a power module is disclosed that has thermally matched pins and support pillars so that when the system is thermally cycled over a range of temperatures, the connection points are not damaged by forces induced by thermal expansion.

Patent Agency Ranking