-
公开(公告)号：US10121980B2
公开(公告)日：2018-11-06
申请号：US15113581
申请日：2016-04-08
Inventor： Hongyuan Xu
Abstract: A thin film transistor array panel and a manufacturing method are disclosed herein. The thin film transistor array panel includes a data line, a first block of a source electrode, a third block of a drain electrode, and an electrode layer which are formed by a first metal layer disposed on a baseplate; a second block of the source electrode, a fourth block of the drain electrode are formed by a second metal layer which is disposed on the first metal layer. The first block and the second block overlap to combine integrally. The third block and the fourth block overlap to combine integrally. The present invention can decrease the electrical resistance of each of the source electrode and the drain electrode.
-
公开(公告)号：US09716135B2
公开(公告)日：2017-07-25
申请号：US14778625
申请日：2015-08-31
Inventor： Hongyuan Xu
CPC classification number: H01L27/3274 , H01L27/283 , H01L27/3279 , H01L51/052 , H01L51/0541 , H01L51/105 , H01L51/107 , H01L51/56 , H01L2227/323 , H01L2251/5315
Abstract: The present invention discloses an organic thin film transistor array substrate and a fabrication method thereof. The fabrication method is that a metal layer is first deposited successively on a substrate and followed by depositing a layer of Indium Tin Oxide (ITO), and then a photoresist layer is covered thereon to form a data line, a source electrode, a drain electrode and a pixel electrode by a first mask process. Subsequently, an organic semiconductor layer, a gate electrode, a scanning line, and a passivation layer are formed successively. Finally, a region where the pixel electrode, i.e. an anode of an OLED device, is situated and covered with the passivation layer is excavated an opening and allowing the underlying pixel electrode to be exposed to the outside. Then, a layer of OLED material is deposited on the exposed ITO pixel electrode to form an OLED device.
-
公开(公告)号：US09551912B2
公开(公告)日：2017-01-24
申请号：US14771500
申请日：2015-06-25
Inventor： Hongyuan Xu
IPC: G09G3/36 , G02F1/137 , G02F1/1362 , G02F1/1343 , G02F1/1368 , H01L27/12
CPC classification number: G09G3/3607 , G09G3/3611 , G09G3/3648 , G09G3/3659 , G09G2300/0447 , H01L27/124 , H01L27/1255
Abstract: The present invention provides a high quality liquid crystal display pixel circuit, and a plurality of sub pixels arranged in array, and each sub pixel is divided into a main area (Main) and a sub area (Sub), and one data signal line, a voltage dividing unit (10) and a routing are provided in accordance with sub pixels of each column; a Nth data line (D(N)) is electrically coupled to the main areas (Main) of the sub pixels of Nth column and provides a main data signal voltage to the same, and the corresponding Nth routing (L(N)) is led out from the voltage dividing unit (10), and is electrically coupled to the sub areas (Sub) of the sub pixels of the next column, N+1 column and provides a sub data signal voltage acquired by performing voltage dividing to the main data signal voltage with the voltage dividing unit (10) to the same; polarities of the main data signal voltage provided by the Nth data signal line (D(N)) and the main data signal voltage provided by the next N+1th data signal line (D(N+1)) are opposite. The pixel circuit can diminish the color shift to reduce the flicker of the liquid crystal display panel and promote the display quality.
Abstract translation: 本发明提供一种高质量的液晶显示像素电路和排列成阵列的多个子像素，将各子像素分割成主区域（Sub）和子区域（Sub），将一个数据信号线， 根据每列的子像素提供分压单元（10）和路由; 第N数据线（D（N））电连接到第N列的子像素的主区域（Main），并向其提供主数据信号电压，并且相应的第N路由（L（N））为 从分压单元（10）引出，并且电耦合到下一列的N + 1列的子像素的子区域（Sub），并且提供通过对主体进行分压而获得的子数据信号电压 数据信号电压与分压单元（10）相同; 由第N数据信号线（D（N））提供的主数据信号电压的极性和由下一个第N + 1数据信号线（D（N + 1））提供的主数据信号电压相反。 像素电路可以减少色移以减少液晶显示面板的闪烁并提高显示质量。
-
公开(公告)号：US10230001B2
公开(公告)日：2019-03-12
申请号：US14778144
申请日：2015-05-19
Inventor： Hongyuan Xu , Hsiang Chih Hsiao , Chang I Su
IPC: H01L29/786 , H01L27/28 , H01L29/423 , H01L29/66 , H01L51/00 , H01L51/05
Abstract: Disclosed are a field effect transistor and method for manufacturing the same, and a display device. The field effect transistor includes: a source and a drain which are spaced apart from each other; a semi-conductor layer arranged between the source and the drain; a first gate layer located on a side of the semi-conductor layer; and a second gate layer located on the other side of the semi-conductor layer. The field effect transistor provided by the present disclosure is less energy-consuming; a method for manufacturing the same is low costing; and a display device using the same is also less energy-consuming.
-
公开(公告)号：US10186223B2
公开(公告)日：2019-01-22
申请号：US15308581
申请日：2016-08-10
Inventor： Hongyuan Xu
IPC: G09G3/36
Abstract: The present invention discloses a GOA circuit, comprising a plurality of GOA units which are cascade coupled, and the Nth stage GOA unit is employed to control charge to the Nth level scan line G(N), and the pull-down holding circuit of the Nth stage GOA unit comprises a Nth control circuit, a Nth holding circuit and a Nth shared circuit; the pull-down holding circuit of the (N+4)th stage GOA unit comprises a (N+4)th control circuit, a (N+4)th holding circuit and a Nth shared circuit; a first control end Q(N) of the Nth control circuit and a second control end receiving the first control signal regulates and controls a voltage level of the output end P(N) thereof; a first control end Q(N+4) of the (N+4)th control circuit and a second control end receiving the low frequency control signal regulates and controls a voltage level of the output end P(N+4) thereof.
-
Patent Agency Ranking
6.发明授权Sub-pixel structure, liquid crystal display device and method for reducing colour shift 有权子像素结构，液晶显示装置和减少色偏的方法公开(公告)号：US09268184B2
公开(公告)日：2016-02-23
申请号：US14351157
申请日：2014-02-19
Inventor： Hongyuan Xu
IPC: G02F1/1362 , G02F1/1368 , G02F1/1343
CPC classification number: G02F1/136213 , G02F1/134309 , G02F1/13624 , G02F1/1368 , G02F2001/134345 , G09G3/3607 , G09G2320/0242 , G09G2320/028
Abstract: The present application relates to a sub-pixel structure, a liquid crystal display device and a method for reducing color shift, the sub-pixel structure comprises a main area, a sub area and a signal wire, and the sub-pixel structure further comprises a first voltage dividing unit, the signal wire is connected to the main area and is connected to the sub area via the voltage dividing unit; the signal wire respectively provides different driving voltages for the main area and the sub area for reducing color shift in a liquid crystal display device. The present application has advantages on solving the color shift in relation to viewing angle in LCDs and greatly reducing cost.
Abstract translation: 本发明涉及一种子像素结构，液晶显示装置和减少色移的方法，该子像素结构包括主区域，子区域和信号线，子像素结构还包括 第一分压单元，信号线连接到主区域，并经由分压单元连接到子区域; 信号线分别为主区域和子区域提供不同的驱动电压，以减少液晶显示装置中的色移。 本申请在解决与LCD中的视角相关的色移方面具有优点，并且大大降低了成本。
-
公开(公告)号：US10062350B2
公开(公告)日：2018-08-28
申请号：US14778300
申请日：2015-03-23
Inventor： Hongyuan Xu
CPC classification number: G09G3/3696 , G02F1/13624 , G02F2001/134354 , G09G3/3614 , G09G3/3655 , G09G3/3688 , G09G2310/08 , G09G2320/0219 , G09G2320/0242 , G09G2320/0247 , G09G2330/02
Abstract: Disclosed is a voltage conversion circuit, display panel, and method for driving the display panel. The voltage conversion circuit comprises: a voltage-dividing unit which receives a voltage of a data signal of a main pixel region, and divides the voltage of the data signal of the main pixel region so as to output an intermediate voltage, and a reverse unit which, under control of a first clock signal and a second clock signal, inversely converts the intermediate voltage to a voltage of the data signal of a sub pixel region, rendering polarity of a pixel voltage of the sub pixel region and polarity of a pixel voltage of the main pixel region opposite to each other.
-
公开(公告)号：US09726955B2
公开(公告)日：2017-08-08
申请号：US14430205
申请日：2014-09-11
Inventor： Bo Sun , Hongyuan Xu , Hsiangchih Hsiao , Changi Su , Mian Zeng , Xiaoxiao Wang
IPC: G02F1/1368 , H01L21/12 , G02F1/136 , H01L21/84 , H01L27/12 , G02F1/1335 , G02F1/1343 , H01L21/02 , H01L21/027 , H01L21/285 , H01L29/66 , H01L29/786 , G02F1/1362 , G02F1/1333
CPC classification number: G02F1/1368 , G02F1/133514 , G02F1/134309 , G02F1/13439 , G02F1/136 , G02F1/136227 , G02F2001/133302 , G02F2001/133519 , G02F2001/136222 , H01L21/02422 , H01L21/02532 , H01L21/02592 , H01L21/0273 , H01L21/2855 , H01L21/84 , H01L27/12 , H01L27/1218 , H01L27/1222 , H01L27/1288 , H01L29/66765 , H01L29/78669
Abstract: The present invention provides a manufacture method of a TFT array substrate and a TFT array substrate structure, and the TFT array substrate structure comprises a substrate (1), a first metal electrode (2) on the substrate (1), a gate isolation layer (3) positioned on the substrate (1) and completely covering the first metal electrode (2), an island shaped semiconductor layer (4) on the gate isolation layer (3), a second metal electrode (6) on the gate isolation layer (3) and the island shaped semiconductor layer (4), a protecting layer (8) on the second metal electrode (6), a color resist layer (7) on the protecting layer (8), a protecting layer (12) on the color resist layer (7) and a first pixel electrode layer (9) on the protecting layer (12); a via (81) is formed on the protecting layer (8), the color resist layer (7) and the protecting layer (12), and an organic material layer (10) fills the inside of the via (81).
-
公开(公告)号：US09703158B2
公开(公告)日：2017-07-11
申请号：US14766751
申请日：2015-05-06
Inventor： Hongyuan Xu
IPC: G02F1/1343 , G02F1/1362
CPC classification number: G02F1/136213 , G02F1/136286 , G02F2001/134345
Abstract: A liquid crystal display panel is disclosed and has data lines, scanning lines and pixel units. Each pixel units includes a first sub-pixel unit and a second sub-pixel unit. A top electrode of a first storage capacitor of the first sub-pixel unit is connected to a common electrode; a bottom electrode plate of the first storage capacitor is connected to a pixel electrode of the corresponding pixel unit. A top electrode of a second storage capacitor of the second sub-pixel unit is connected to a pixel electrode of the corresponding pixel unit; and a bottom electrode plate of the second storage capacitor is connected to the common electrode.
-
公开(公告)号：US09570034B2
公开(公告)日：2017-02-14
申请号：US14778088
申请日：2015-08-21
Inventor： Hongyuan Xu
IPC: G09G3/36 , G02F1/1343 , G02F1/1368 , G02F1/1362 , H01L27/12
CPC classification number: H01L27/124 , G09G3/3677 , G09G2300/0426 , G09G2300/043 , G09G2320/0219 , G09G2320/0223 , G09G2320/0247
Abstract: The present disclosure relates to a pixel cell circuit of compensation feedback voltage. The pixel cell circuit is provided with the compensation capacitance (C_co), one end of the compensation capacitance (C_co) electrically connects to the compensation level wirings G(m)_co, and the other end of the compensation capacitance (C_co) electrically connects to the drain of the TFT (T1) and the pixel electrode (P). A level of the compensation signals transmitted by the compensation level wirings G(m)_co is opposite to the level of the scanning signals transmitted by the scanning lines G(m). When the pixel electrode has been fully charged, the compensation capacitance generates a pull-up feedback voltage for compensating the pull-down voltage caused by the parasitic capacitance so as to eliminate the effects toward the pixel electrodes caused by the scanning signals transmitted by the scanning lines. This configuration not only decreases the flickers, but also the image sticking. In brief, the display uniformity and the display performance are enhanced.
Abstract translation: 本公开涉及补偿反馈电压的像素单元电路。 像素单元电路具有补偿电容（C_co），补偿电容（C_co）的一端电连接到补偿电平布线G（m）_co，补偿电容（C_co）的另一端电连接到 TFT（T1）和像素电极（P）的漏极。 由补偿电平布线G（m）_co发送的补偿信号的电平与由扫描线G（m）发送的扫描信号的电平相反。 当像素电极已经完全充电时，补偿电容产生用于补偿由寄生电容引起的下拉电压的上拉反馈电压，从而消除由扫描发射的扫描信号引起的对像素电极的影响 线条。 该配置不仅减少了闪烁，还减少了图像残留。 简而言之，显示均匀性和显示性能得到提高。
-
-
-
-
-
-
-
-
-
Search Results
26
records
(took 0.021 seconds)
