-
公开(公告)号:US10771779B2
公开(公告)日:2020-09-08
申请号:US16538235
申请日:2019-08-12
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chang-Hyun Lee , Tammy Lee , Jianle Chen , Dae-sung Cho , Woo-jin Han , Il-koo Kim
IPC: H04N19/103 , H04N19/46 , H04N19/176 , H04N19/119 , H04N19/57 , H04N19/61
Abstract: A video encoding method and apparatus and a video decoding method and apparatus are provided. The video encoding method includes: prediction encoding in units of a coding unit as a data unit for encoding a picture, by using partitions determined based on a first partition mode and a partition level, so as to select a partition for outputting an encoding result from among the determined partitions; and encoding and outputting partition information representing a first partition mode and a partition level of the selected partition. The first partition mode represents a shape and directionality of a partition as a data unit for performing the prediction encoding on the coding unit, and the partition level represents a degree to which the coding unit is split into partitions for detailed motion prediction.
-
公开(公告)号:US09930519B2
公开(公告)日:2018-03-27
申请号:US14549975
申请日:2014-11-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyung-Jae Kim , Chang-Hyun Kim , Chang-Hyun Lee , Ji-Yeon Han
CPC classification number: H04W8/186
Abstract: A method and apparatus for controlling home devices on a group basis in a home network system are provided. The method includes collecting operation state information about a plurality of home devices, generating control history information about the plurality of home devices based on the collected operation state information, receiving a group control command for a group of home devices from among the plurality of home devices, the group of home devices being set based on the control history information, and controlling operations of the group of home devices according to the received group control command.
-
3.
公开(公告)号:US09905572B2
公开(公告)日:2018-02-27
申请号:US14814623
申请日:2015-07-31
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chang-Hyun Lee
IPC: H01L29/792 , H01L27/11582 , H01L29/16 , H01L29/04 , H01L27/11578 , H01L27/11556 , H01L29/66
CPC classification number: H01L27/11582 , H01L27/11556 , H01L27/11578 , H01L29/04 , H01L29/16 , H01L29/66833 , H01L29/7926
Abstract: A vertical memory device includes a substrate, a column of vertical channels on the substrate and spaced apart along a direction parallel to the substrate, respective charge storage structures on sidewalls of respective ones of the vertical channels and gate electrodes vertically spaced along the charge storage structures. The vertical memory device further includes an isolation pattern disposed adjacent the column of vertical channels and including vertical extension portions extending parallel to the vertical channels and connection portions extending between adjacent ones of the vertical extension portions.
-
公开(公告)号:US09761314B2
公开(公告)日:2017-09-12
申请号:US14093717
申请日:2013-12-02
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chang-Hyun Lee , Jung-Dal Choi
IPC: H01L29/51 , H01L29/792 , G11C16/14 , G11C16/26 , G11C16/12 , H01L21/28 , H01L27/115 , H01L27/11521 , H01L27/11524 , H01L27/11526 , H01L27/11529 , H01L29/423 , H01L29/778
CPC classification number: G11C16/12 , G11C16/14 , G11C16/26 , H01L21/28273 , H01L27/115 , H01L27/11521 , H01L27/11524 , H01L27/11526 , H01L27/11529 , H01L29/42332 , H01L29/513 , H01L29/7782 , H01L29/792 , H01L29/7923
Abstract: A non-volatile memory device includes a semiconductor substrate and a tunnel insulating layer and a gate electrode. A multiple tunnel insulation layer with a plurality of layers, a charge storage insulation layer, and a multiple blocking insulation layer with layers are sequentially stacked between the gate electrode and the tunnel insulating layer. A first diffusion region and a second diffusion region in the semiconductor substrate are adjacent to opposite respective sides of the gate electrode. When a voltage is applied to the gate electrode and the semiconductor substrate to form a voltage level difference therebetween, a minimum field in the tunnel insulation layer is stronger than in the blocking insulation layer. A minimum field at a blocking insulation layer can be stronger than at a tunnel insulation layer, and the migration probability of charges through the tunnel insulation layer can be higher than through the blocking insulation layer.
-
公开(公告)号:US09672932B2
公开(公告)日:2017-06-06
申请号:US15094089
申请日:2016-04-08
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chang-Hyun Lee
CPC classification number: G11C16/3445 , G11C11/5628 , G11C16/0483 , G11C16/10 , G11C16/14 , G11C16/26 , G11C16/344 , G11C16/3454
Abstract: A nonvolatile memory device includes a memory cell array and a voltage generator. The memory cell array includes a plurality of planes, and each plane receives one of a first ground selection voltage and a second ground selection voltage. The voltage generator is configured to provide selectively one of the first ground selection voltage and the second ground selection voltage independently to each of the planes based on a result of an erase verification operation on each of the plurality of planes.
-
公开(公告)号:US09184164B2
公开(公告)日:2015-11-10
申请号:US14134457
申请日:2013-12-19
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chang-Hyun Lee , Jung-Dal Choi
IPC: H01L21/336 , H01L27/105 , H01L27/115 , G11C16/04
CPC classification number: H01L27/1052 , G11C16/0483 , H01L27/11521 , H01L27/11524
Abstract: A nonvolatile memory device includes a string selection transistor, a plurality of memory cell transistors, and a ground selection transistor electrically connected in series to the string selection transistor and to the pluralities of memory cell transistors. First impurity layers are formed at boundaries of the channels and the source/drain regions of the memory cell transistors. The first impurity layers are doped with opposite conductivity type impurities relative to the source/drain regions of the memory cell transistors. Second impurity layers are formed at boundaries between a channel and a drain region of the string selection transistor and between a channel and a source region of the ground selection transistor. The second impurity layers are doped with the same conductivity type impurities as the first impurity layers and have a higher impurity concentration than the first impurity layers.
Abstract translation: 非易失性存储器件包括串选择晶体管,多个存储单元晶体管和与串选择晶体管和多个存储单元晶体管串联电连接的接地选择晶体管。 在存储单元晶体管的沟道和源极/漏极区的边界处形成第一杂质层。 相对于存储单元晶体管的源/漏区,第一杂质层掺杂有相反导电类型的杂质。 第二杂质层形成在串选择晶体管的沟道和漏极区之间的边界处,并且在地选择晶体管的沟道和源极区之间形成。 第二杂质层掺杂有与第一杂质层相同的导电类型杂质,并且具有比第一杂质层更高的杂质浓度。
-
公开(公告)号:US09159432B2
公开(公告)日:2015-10-13
申请号:US13790409
申请日:2013-03-08
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chang-Hyun Lee , Jee-Yeon Kang , Dong-Hoon Jang , Jung-Dal Choi
CPC classification number: G11C16/24 , G11C16/0483 , G11C16/10
Abstract: In method of programming a nonvolatile memory device including first and second cell strings that are coupled to one bitline, a first channel of the first cell string and a second channel of the second cell string are precharged by applying a first voltage to the bitline, one cell string is selected from the first and second cell strings, and a memory cell included in the selected cell string is programmed by applying a second voltage greater than a ground voltage and less than the first voltage to the bitline.
Abstract translation: 在编程包括耦合到一个位线的第一和第二单元串的非易失性存储器件的方法中,通过向位线施加第一电压来预充电第一单元串的第一通道和第二单元串的第二通道,一个 从第一和第二单元串中选择单元串,并且通过向位线施加大于接地电压并小于第一电压的第二电压来对包括在所选单元串中的存储单元进行编程。
-
公开(公告)号:US11303883B2
公开(公告)日:2022-04-12
申请号:US16939663
申请日:2020-07-27
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Chang-Hyun Lee , Tammy Lee , Jianle Chen , Dae-sung Cho , Woo-jin Han , Il-koo Kim
IPC: H04N19/103 , H04N19/119 , H04N19/176 , H04N19/57 , H04N19/46 , H04N19/61
Abstract: A video encoding method and apparatus and a video decoding method and apparatus are provided. The video encoding method includes: prediction encoding in units of a coding unit as a data unit for encoding a picture, by using partitions determined based on a first partition mode and a partition level, so as to select a partition for outputting an encoding result from among the determined partitions; and encoding and outputting partition information representing a first partition mode and a partition level of the selected partition. The first partition mode represents a shape and directionality of a partition as a data unit for performing the prediction encoding on the coding unit, and the partition level represents a degree to which the coding unit is split into partitions for detailed motion prediction.
-
9.
公开(公告)号:US20190281544A1
公开(公告)日:2019-09-12
申请号:US16425148
申请日:2019-05-29
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyeon-mok Ko , Dae-hyung Kwon , Duk-gu Sung , Chang-hyun Kim , Kang-jin Yoon , Chang-Hyun Lee
Abstract: A method of connecting an access point (AP) device is provided. The method includes receiving media access control (MAC) address information of a terminal from the terminal through an external device, registering the received MAC address information, and determining whether the registered MAC address information corresponding to MAC address information registered to another AP device. In response to the registered MAC address information corresponding to the MAC address information registered to the other AP device, an AP device managing the registered MAC address information is determined among the AP device and the other AP device. A connection request is received from the terminal, and the terminal is connected to the AP device based on whether MAC address information of the connection request is corresponding to the registered MAC address information.
-
公开(公告)号:US09842658B2
公开(公告)日:2017-12-12
申请号:US15132737
申请日:2016-04-19
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chang-Hyun Lee
CPC classification number: G11C16/349 , G11C11/5635 , G11C16/0483 , G11C16/10 , G11C16/16 , G11C16/3404 , G11C16/3422 , G11C16/3436 , G11C16/344 , G11C16/3445 , G11C16/3454 , G11C16/3459
Abstract: Methods of operating a nonvolatile memory device include performing erase loops on a memory block using a first voltage, performing program loops on memory cells of the memory block using a second voltage, and increasing the first and second voltages based on program/erase cycle information for the memory cells. The first voltage may include an erase verification voltage and the second voltage may include a program voltage.
-
-
-
-
-
-
-
-
-