公开(公告)号：US06962850B2

公开(公告)日：2005-11-08

申请号：US10676896

申请日：2003-10-01

申请人： Vincent Ho ,  Wee Kiong Choi ,  Lap Chan ,  Wai Kin Chim ,  Vivian Ng ,  Cheng Lin Heng ,  Lee Wee Teo

发明人： Vincent Ho ,  Wee Kiong Choi ,  Lap Chan ,  Wai Kin Chim ,  Vivian Ng ,  Cheng Lin Heng ,  Lee Wee Teo

IPC分类号： H01L21/28 ,  H01L21/336 ,  H01L21/8242 ,  H01L29/423 ,  H01L29/788

CPC分类号： B82Y10/00 ,  H01L21/28282 ,  H01L29/42332 ,  H01L29/7881 ,  Y10S438/962

摘要： Devices with embedded silicon or germanium nanocrystals, fabricated using ion implantation, exhibit superior data-retention characteristics relative to conventional floating-gate devices. However, the prior art use of ion implantation for their manufacture introduces several problems. These have been overcome by initial use of rapid thermal oxidation to grow a high quality layer of thin tunnel oxide. Chemical vapor deposition is then used to deposit a germanium doped oxide layer. A capping oxide is then deposited following which the structure is rapid thermally annealed to synthesize the germanium nanocrystals.

公开(公告)号：US06656792B2

公开(公告)日：2003-12-02

申请号：US10087506

申请日：2002-03-01

申请人： Wee Kiong Choi ,  Wai Kin Chim ,  Vivian Ng ,  Lap Chan

发明人： Wee Kiong Choi ,  Wai Kin Chim ,  Vivian Ng ,  Lap Chan

IPC分类号： H01L21336

CPC分类号： B82Y10/00 ,  H01L21/28273 ,  H01L29/42332

摘要： A Flash memory is provided having a trilayer structure of rapid thermal oxide/germanium (Ge) nanocrystals in silicon dioxide (SiO2)/sputtered SiO2 cap with demonstrated via capacitance versus voltage (C-V) measurements having memory hysteresis due to Ge nanocrystals in the middle layer of the trilayer structure. The Ge nanocrystals are synthesized by rapid thermal annealing of a co-sputtered Ge+SiO2 layer.

摘要翻译： 提供了一种闪存，其具有在二氧化硅（SiO 2）/溅射的SiO 2盖中具有快速热氧化物/锗（Ge）纳米晶体的三层结构，其经证实的经由电容对电压（CV）测量具有由于中间层中的Ge纳米晶体而具有记忆滞后 的三层结构。 Ge纳米晶体通过共溅射的Ge + SiO 2层的快速热退火合成。

公开(公告)号：US20050074939A1

公开(公告)日：2005-04-07

申请号：US10676896

申请日：2003-10-01

申请人： Vincent Ho ,  Wee Choi ,  Lap Chan ,  Wai Chim ,  Vivian Ng ,  Cheng Heng ,  Lee Teo

发明人： Vincent Ho ,  Wee Choi ,  Lap Chan ,  Wai Chim ,  Vivian Ng ,  Cheng Heng ,  Lee Teo

IPC分类号： H01L21/28 ,  H01L21/336 ,  H01L21/8242 ,  H01L29/423 ,  H01L29/788

CPC分类号： B82Y10/00 ,  H01L21/28282 ,  H01L29/42332 ,  H01L29/7881 ,  Y10S438/962

摘要： Devices with embedded silicon or germanium nanocrystals, fabricated using ion implantation, exhibit superior data-retention characteristics relative to conventional floating-gate devices. However, the prior art use of ion implantation for their manufacture introduces several problems. These have been overcome by initial use of rapid thermal oxidation to grow a high quality layer of thin tunnel oxide. Chemical vapor deposition is then used to deposit a germanium doped oxide layer. A capping oxide is then deposited following which the structure is rapid thermally annealed to synthesize the germanium nanocrystals.

摘要翻译： 使用离子注入制造的具有嵌入式硅或锗纳米晶体的器件相对于常规浮栅器件表现出优异的数据保持特性。 然而，现有技术中使用离子注入来制造这些问题。 通过初始使用快速热氧化来生长高质量的薄隧道氧化物层，已经克服了这些。 然后使用化学气相沉积来沉积掺锗的氧化物层。 然后沉积封端氧化物，然后将结构快速热退火以合成锗纳米晶体。

公开(公告)号：US09262732B2

公开(公告)日：2016-02-16

申请号：US13166501

申请日：2011-06-22

申请人： Bin Duan ,  Lap Chan

发明人： Bin Duan ,  Lap Chan

IPC分类号： G06Q10/06 ,  H04W64/00

CPC分类号： G06Q10/0631 ,  H04W64/006

摘要： A system and method of tracking action items in an enterprise data processing environment. The method includes receiving, by a client from a server, an action item that includes a location. The method further includes performing a check-in, by the client, at the location related to the action item. The method further includes performing a check-out, by the client, related to the action item. The method further includes changing, by the client, the status of the action item. In this manner, a database of action items and statuses may be developed for more effective business collaboration and business management.

摘要翻译： 跟踪企业数据处理环境中的动作项目的系统和方法。 该方法包括由客户端从服务器接收包括位置的动作项目。 该方法还包括由客户端在与该动作项目相关的位置处执行登记。 该方法还包括由客户端执行与该动作项目相关的退房。 该方法还包括由客户端改变动作项目的状态。 以这种方式，可以开发一个行动项目和状态的数据库，用于更有效的业务协作和业务管理。

公开(公告)号：US20140123068A1

公开(公告)日：2014-05-01

申请号：US13661687

申请日：2012-10-26

申请人： Lap Chan

发明人： Lap Chan

IPC分类号： G06F3/048

CPC分类号： G06F3/04817 ,  G06F3/0482 ,  G06F3/0486 ,  G06F3/04886 ,  H04M1/72519

摘要： Example systems and methods of managing content are described. In one implementation, a method accesses a first set of data, if second set of data, and menu data. The menu data is associated with multiple menu actions relevant to the first set of data and the second set of data. The method generates display data that allows a display device to present the first set of data, the second set of data, and the menu to a user such that the menu is positioned between the first set of data and the second set of data. The method receives a user selection of a menu action and, based on the user selection, generates a graphical object that allows the user to indicate whether to apply the selected menu action to the first set of data or the second set of data.

摘要翻译： 描述了管理内容的示例系统和方法。 在一个实现中，一种方法访问第一组数据，如果是第二组数据，则菜单数据。 菜单数据与与第一组数据和第二组数据相关的多个菜单操作相关联。 该方法产生允许显示设备向用户呈现第一组数据，第二组数据和菜单的显示数据，使得菜单位于第一组数据和第二组数据之间。 该方法接收菜单动作的用户选择，并且基于用户选择，生成允许用户指示是否将所选择的菜单动作应用于第一组数据或第二组数据的图形对象。

公开(公告)号：US07932152B2

公开(公告)日：2011-04-26

申请号：US12025789

申请日：2008-02-05

申请人： Will Wong ,  Lap Chan ,  Alan Lek

发明人： Will Wong ,  Lap Chan ,  Alan Lek

IPC分类号： H01L21/8234

CPC分类号： H01L21/28202 ,  H01L21/28035 ,  H01L21/823462 ,  H01L29/513 ,  H01L29/517 ,  H01L29/518

摘要： A method of forming an integrated circuit structure on a substrate, the substrate includes a primary region and a secondary region. A first layer of a first material of a first thickness is formed over the substrate. A portion of the first layer is removed over the primary region to expose the substrate. The structure is exposed to an oxidizing medium. This forms a second layer, for example, of an oxide material primary region of the substrate. The second layer has a second thickness. Additionally, at least a portion of said first layer is converted to a third layer, for example, of an oxynitride material. The third layer has a third thickness.

摘要翻译： 一种在基板上形成集成电路结构的方法，所述基板包括主区域和次区域。 在衬底上形成第一厚度的第一材料的第一层。 第一层的一部分在主区域上被去除以暴露衬底。 该结构暴露于氧化介质。 这形成例如基板的氧化物材料主区域的第二层。 第二层具有第二厚度。 另外，所述第一层的至少一部分被转换成例如氮氧化物材料的第三层。 第三层具有第三厚度。

公开(公告)号：US20050196931A1

公开(公告)日：2005-09-08

申请号：US11123748

申请日：2005-05-04

申请人： Jian Li ,  Lap Chan ,  Purakh Verma ,  Jia Zheng ,  Shao-fu Chu

发明人： Jian Li ,  Lap Chan ,  Purakh Verma ,  Jia Zheng ,  Shao-fu Chu

IPC分类号： H01L21/331 ,  H01L29/737

CPC分类号： H01L29/66242 ,  H01L29/737

摘要： A lateral heterojunction bipolar transistor (HBT), comprising a semiconductor substrate having having a first insulating layer over the semiconductor substrate. A base trench is formed in a first silicon layer over the first insulating layer to form a collector layer over an exposed portion of the semiconductor substrate and an emitter layer over the first insulating layer. A semiconductive layer is formed on the sidewalls of the base trench to form a collector structure in contact with the collector layer and an emitter structure in contact with the emitter layer. A base structure is formed in the base trench. A plurality of connections is formed through an interlevel dielectric layer to the collector layer, the emitter layer, and the base structure. The base structure preferably is a compound semiconductive material of silicon and at least one of silicon-germanium, silicon-germanium-carbon, and combinations thereof.

摘要翻译： 一种横向异质结双极晶体管（HBT），包括在半导体衬底上具有第一绝缘层的半导体衬底。 基底沟槽形成在第一绝缘层上的第一硅层中，以在半导体衬底的暴露部分和第一绝缘层上的发射极层之上形成集电极层。 半导体层形成在基底沟槽的侧壁上，以形成与集电极层接触的集电极结构和与发射极层接触的发射极结构。 基底结构形成在基底沟槽中。 通过层间电介质层到集电极层，发射极层和基底结构形成多个连接。 基底结构优选是硅的化合物半导体材料和硅 - 锗，硅 - 锗 - 碳及其组合中的至少一种。

公开(公告)号：US20050156269A1

公开(公告)日：2005-07-21

申请号：US11081908

申请日：2005-03-15

申请人： Pooi Lee ,  Kin Pey ,  Alex See ,  Lap Chan

发明人： Pooi Lee ,  Kin Pey ,  Alex See ,  Lap Chan

IPC分类号： H01L21/265 ,  H01L21/285 ,  H01L21/336 ,  H01L29/49 ,  H01L27/095

CPC分类号： H01L29/665 ,  H01L21/26506 ,  H01L21/28518 ,  H01L29/4933

摘要： A method and apparatus for performing nickel salicidation is disclosed. The nickel salicide process typically includes: forming a processed substrate including partially fabricated integrated circuit components and a silicon substrate; incorporating nitrogen into the processed substrate; depositing nickel onto the processed substrate; annealing the processed substrate so as to form nickel mono-silicide; removing the unreacted nickel; and performing a series procedures to complete integrated circuit fabrication. This nickel salicide process increases the annealing temperature range for which a continuous, thin nickel mono-silicide layer can be formed on silicon by salicidation. It also delays the onset of agglomeration of nickel mono-silicide thin-films to a higher annealing temperature. Moreover, this nickel salicide process delays the transformation from nickel mono-silicide to higher resistivity nickel di-silicide, to higher annealing temperature. It also reduces nickel enhanced poly-silicon grain growth to prevent layer inversion. Some embodiments of this nickel salicide process may be used in an otherwise standard salicide process, to form integrated circuit devices with low resistivity transistor gate electrodes and source/drain contacts.

公开(公告)号：US20050145953A1

公开(公告)日：2005-07-07

申请号：US10752454

申请日：2004-01-05

申请人： Lap Chan ,  Jia Zheng ,  Purakh Verma ,  Jian Li ,  Shao-fu Chu

发明人： Lap Chan ,  Jia Zheng ,  Purakh Verma ,  Jian Li ,  Shao-fu Chu

IPC分类号： H01L21/331 ,  H01L21/8249 ,  H01L27/06 ,  H01L31/113

CPC分类号： H01L29/66242 ,  H01L21/8249 ,  H01L27/0623

摘要： A method of manufacturing a BiCMOS integrated circuit including a CMOS transistor having a gate structure, and a heterojunction bipolar transistor having an extrinsic base structure. A substrate is provided, and a polysilicon layer is formed over the substrate. The gate structure and the extrinsic base structure are formed in the polysilicon layer. A plurality of contacts is formed through the interlevel dielectric layer to the CMOS transistor and the heterojunction bipolar transistor.

摘要翻译： 一种制造包括具有栅极结构的CMOS晶体管的BiCMOS集成电路的方法和具有外在基极结构的异质结双极晶体管。 提供衬底，并且在衬底上形成多晶硅层。 栅极结构和非本征基极结构形成在多晶硅层中。 多个触点通过层间介质层形成到CMOS晶体管和异质结双极晶体管。

公开(公告)号：US20050101096A1

公开(公告)日：2005-05-12

申请号：US10703284

申请日：2003-11-06

申请人： Jian Li ,  Lap Chan ,  Purakh Verma ,  Jia Zheng ,  Shao-Fu Chu

发明人： Jian Li ,  Lap Chan ,  Purakh Verma ,  Jia Zheng ,  Shao-Fu Chu

IPC分类号： H01L21/331 ,  H01L29/737 ,  H01L21/8222

CPC分类号： H01L29/66242 ,  H01L29/737

摘要： A method for manufacturing a lateral heterojunction bipolar transistor (HBT) is provided comprising a semiconductor substrate having a first insulating layer over the semiconductor substrate. A base trench is formed in a first silicon layer over the first insulating layer to form a collector layer over an exposed portion of the semiconductor substrate and an emitter layer over the first insulating layer. A semiconductive layer is formed on the sidewalls of the base trench to form a collector structure in contact with the collector layer and an emitter structure in contact with the emitter layer. A base structure is formed in the base trench. A plurality of connections is formed through an interlevel dielectric layer to the collector layer, the emitter layer, and the base structure. The base structure preferably is a compound semiconductive material of silicon and at least one of silicon-germanium, silicon-germanium-carbon, and combinations thereof.

摘要翻译： 提供一种用于制造横向异质结双极晶体管（HBT）的方法，包括半导体衬底上的第一绝缘层的半导体衬底。 基底沟槽形成在第一绝缘层上的第一硅层中，以在半导体衬底的暴露部分和第一绝缘层上的发射极层之上形成集电极层。 半导体层形成在基底沟槽的侧壁上，以形成与集电极层接触的集电极结构和与发射极层接触的发射极结构。 基底结构形成在基底沟槽中。 通过层间电介质层到集电极层，发射极层和基底结构形成多个连接。 基底结构优选是硅的化合物半导体材料和硅 - 锗，硅 - 锗 - 碳及其组合中的至少一种。