Plasma display apparatus
    3.
    发明公开
    Plasma display apparatus 审中-公开
    等离子显示装置

    公开(公告)号:EP2182505A1

    公开(公告)日:2010-05-05

    申请号:EP09015971.6

    申请日:2007-01-17

    发明人: Mori, Mutsuhiro

    IPC分类号: G09G3/28

    摘要: The present invention relates to a plasma display apparatus, comprising a plasma display (8) ; a light emitting discharge circuit (401) having a semiconductor device which drives electrodes of the plasma display (8); and a power collector circuit (402) for collecting a charge current and a discharge current of the plasma display, having a reverse blocking IGBT (300). The reverse blocking IGBT (300) includes a first semiconductor layer (218, 210) of a first conductive type (p); a first main electrode (252) formed on one surface of the first semiconductor layer (218); a second semiconductor layer (211) of second conductive type (n) formed to be connected to the first semiconductor layer (210) ; a second main electrode (250) formed on the second semiconductor layer (211) opposite to the first main electrode (252); an insulated gate electrode (254) which controls a current flowing from the first main electrode (252) to the second main electrode (250); and a diode region, formed in the first and second semiconductor layers (210, 211), to prevent a current flowing in a reverse direction to the current flowing from the first main electrode (252) to the second main electrode (250).

    摘要翻译: 等离子显示设备技术领域本发明涉及等离子显示设备,其包括等离子显示器(8) 具有驱动等离子显示器(8)的电极的半导体器件的发光放电电路(401); 以及集电电路(402),用于收集具有反向阻断IGBT(300)的等离子显示器的充电电流和放电电流。 反向阻断IGBT(300)包括第一导电类型(p)的第一半导体层(218,210);第二导电类型 形成在第一半导体层(218)的一个表面上的第一主电极(252); 形成为与第一半导体层(210)连接的第二导电型(n)的第二半导体层(211); 形成在与第一主电极(252)相对的第二半导体层(211)上的第二主电极(250); 绝缘栅电极(254),其控制从第一主电极(252)流向第二主电极(250)的电流; 以及形成在第一和第二半导体层(210,211)中的二极管区域,以防止电流以与从第一主电极(252)流向第二主电极(250)的电流相反的方向流动。

    Power semiconductor device
    6.
    发明公开
    Power semiconductor device 审中-公开
    Leistungshalbleiteranordnung

    公开(公告)号:EP1111685A1

    公开(公告)日:2001-06-27

    申请号:EP00126897.8

    申请日:2000-12-07

    申请人: Hitachi, Ltd.

    IPC分类号: H01L29/78 H01L21/336

    摘要: In a semiconductor device having a first terminal 101 (source terminal) and a second terminal 102 (drain terminal), the substrate main surface of a semiconductor chip is on the (110) face, the main contact face of an n-type region 2 and a p-type region 4 is the {111} face perpendicular to the (110) face, elongated n-type regions 2 and elongated p-type regions 4 which are arranged alternately and adjacently form a voltage holding area, said first terminal 101 is connected to said p-type regions through wiring, and said second terminal 102 is connected to said n-type regions 2. Also, said p-type region is formed to cover the bottom corners of a gate polycrystalline silicon layer 8.

    摘要翻译: 在具有第一端子101(源极端子)和第二端子102(漏极端子)的半导体器件中,半导体芯片的基板主表面在(110)面上,n型区域2的主接触面 并且p型区域4是垂直于(110)面的ä111ü面,交替地并且相邻地形成电压保持区域的细长n型区域2和细长p型区域4,所述第一端子101被连接 通过布线到所述p型区域,并且所述第二端子102连接到所述n型区域2.而且,所述p型区域形成为覆盖栅极多晶硅层8的底角。