-
公开(公告)号:US10522538B1
公开(公告)日:2019-12-31
申请号:US16032108
申请日:2018-07-11
Applicant: GLOBALFOUNDRIES INC.
Inventor: Haiting Wang , Shesh Mani Pandey , Jiehui Shu , Laertis Economikos , Hui Zang , Ruilong Xie , Guowei Xu , Zhaoying Hu
IPC: H01L29/08 , H01L27/088 , H01L21/8234 , H01L29/423 , H01L29/66 , H01L29/40
Abstract: Parallel fins are formed (in a first orientation), and source/drain structures are formed in or on the fins, where channel regions of the fins are between the source/drain structures. Parallel gate structures are formed to intersect the fins (in a second orientation perpendicular to the first orientation), source/drain contacts are formed on source/drain structures that are on opposite sides of the gate structures, and caps are formed on the source/drain contacts. After forming the caps, a gate cut structure is formed interrupting the portion of the gate structure that extends between adjacent fins. The upper portion of the gate cut structure includes extensions, where a first extension extends into one of the caps on a first side of the gate cut structure, and a second extension extends into the inter-gate insulator on a second side of the gate cut structure.
-
122.
公开(公告)号:US10522410B2
公开(公告)日:2019-12-31
申请号:US15958593
申请日:2018-04-20
Applicant: GLOBALFOUNDRIES Inc.
Inventor: Laertis Economikos , Hui Zang , Ruilong Xie , Haiting Wang , Hong Yu
IPC: H01L21/8234 , H01L21/762 , H01L29/66 , H01L27/088
Abstract: A device is formed including fins formed above a substrate, an isolation structure between the fins, a plurality of structures defining gate cavities, and a first dielectric material positioned between the structures. A patterning layer above the first dielectric material and in the gate cavities has a first opening positioned above a first gate cavity exposing a portion of the isolation structure and defining a first recess, a second opening above a second gate cavity exposing a first portion of the fins, and a third opening above a first portion of a source/drain region in the fins to expose the first dielectric material. Using the patterning layer, a second recess is formed in the substrate and a third recess is defined in the first dielectric material. A second dielectric material is formed in the recesses to define a gate cut structure, a diffusion break structure, and a contact cut structure.
-
123.
公开(公告)号:US20190393342A1
公开(公告)日:2019-12-26
申请号:US16018970
申请日:2018-06-26
Applicant: GLOBALFOUNDRIES INC.
Inventor: Ruilong Xie , Hui Zang , Steven R. Soss
Abstract: Methods of making a vertical FinFET device having an electrical path over a gate contact landing, and the resulting device including a substrate having a bottom S/D layer thereover and fins extending vertically therefrom; a bottom spacer layer over the bottom S/D layer; a HKMG layer over the bottom spacer layer; a top spacer layer over the HKMG layer; a top S/D layer on top of each fin; top S/D contacts formed over the top S/D layer; an upper ILD layer present in spaces around the top S/D contacts; an isolation dielectric within a portion of a recess of top S/D contacts located above adjacent fins; a gate contact landing within a remaining portion of the recess; a gate contact extending vertically from a bottom surface of the gate contact landing and contacting a portion of the HKMG layer; and an electrical path over at least the gate contact landing.
-
公开(公告)号:US10510749B1
公开(公告)日:2019-12-17
申请号:US16057881
申请日:2018-08-08
Applicant: GLOBALFOUNDRIES INC.
Inventor: Hui Zang , Ruilong Xie , Laertis Economikos , Garo J. Derderian
Abstract: A resistor for an integrated circuit (IC), an IC and a related method are disclosed. The resistor may include a metal alloy resistor body positioned within a single diffusion break (SDB). The SDB provides an isolation region in a semiconductor fin between a pair of fin-type field effect transistors (finFETs). The resistor in the SDB allows for the resistor to be built at front-end-of-line (FEOL) layers, which saves on space and expense, and allows for precise dimensions for the resistor.
-
公开(公告)号:US20190378900A1
公开(公告)日:2019-12-12
申请号:US16548335
申请日:2019-08-22
Applicant: GLOBALFOUNDRIES Inc.
Inventor: Ruilong Xie , Hao Tang , Cheng Chi , Daniel Chanemougame , Lars W. Liebmann , Mark V. Raymond
IPC: H01L29/417 , H01L21/768 , H01L29/66 , H01L21/285 , H01L23/535 , H01L29/45
Abstract: One device disclosed herein includes a gate above a semiconductor substrate, the gate comprising a gate structure and a gate cap, and conductive source/drain metallization structures adjacent the gate, each of the conductive source/drain metallization structures having a front face and a recess defined in each of the conductive source/drain metallization structures. In this example, the device further includes a spacer structure comprising recess filling portions that substantially fill the recesses and a portion that extends across a portion of the upper surface of the gate cap, wherein a portion of the gate cap is exposed within the spacer structure, an insulating material within the spacer structure and on the exposed portion of the gate cap, a gate contact opening that exposes a portion of an upper surface of the gate structure, and a conductive gate contact structure in the conductive gate contact opening.
-
公开(公告)号:US10475899B2
公开(公告)日:2019-11-12
申请号:US16190549
申请日:2018-11-14
Applicant: GLOBALFOUNDRIES INC.
Inventor: Ruilong Xie , Andreas Knorr , Julien Frougier , Hui Zang , Min-hwa Chi
IPC: H01L29/423 , H01L29/66 , H01L29/06 , H01L29/49 , H01L29/786 , H01L27/088
Abstract: A method of forming a GAA FinFET, including: forming a fin on a substrate, the substrate having a STI layer formed thereon and around a portion of a FIN-bottom portion of the fin, the fin having a dummy gate formed thereover, the dummy gate having a gate sidewall spacer on sidewalls thereof; forming a FIN-void and an under-FIN cavity in the STI layer; forming first spacers by filling the under-FIN cavity and FIN-void with a first fill; removing the dummy gate, thereby exposing both FIN-bottom and FIN-top portions of the fin underneath the gate; creating an open area underneath the exposed FIN-top by removing the exposed FIN-bottom; and forming a second spacer by filling the open area with a second fill; wherein a distance separates a top-most surface of the second spacer from a bottom-most surface of the FIN-top portion. A GAA FinFET formed by the method is also disclosed.
-
公开(公告)号:US20190319112A1
公开(公告)日:2019-10-17
申请号:US15951621
申请日:2018-04-12
Applicant: GLOBALFOUNDRIES INC.
Inventor: Hui Zang , Laertis Economikos , Ruilong Xie
IPC: H01L29/66 , H01L21/8238 , H01L27/02
Abstract: At least one method, apparatus and system disclosed herein involves adjusting for a misalignment of a gate cut region with respect to semiconductor processing. A plurality of fins are formed on a semiconductor substrate. A gate region is formed over a portion of the fins. The gate region comprises a first dummy gate and a second dummy gate. A gate cut region is formed over the first dummy gate. A conformal fill material is deposited into the gate cut region. At least one subsequent processing step is performed.
-
公开(公告)号:US10446654B1
公开(公告)日:2019-10-15
申请号:US16008711
申请日:2018-06-14
Applicant: GLOBALFOUNDRIES INC.
Inventor: Hui Zang , Ruilong Xie
IPC: H01L29/76 , H01L29/417 , H01L21/768 , H01L29/51 , H01L29/45
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to gate contact structures and self-aligned contact process and methods of manufacture. The structure includes: a gate structure having source and drain regions; a first metal contacting the source and drain regions; a second metal over the first metal in the source and drain regions; and a capping material over the first metal and over the gate structure.
-
129.
公开(公告)号:US10446653B2
公开(公告)日:2019-10-15
申请号:US15351893
申请日:2016-11-15
Applicant: GLOBALFOUNDRIES Inc.
Inventor: Ruilong Xie , Min Gyu Sung , Chanro Park , Lars Wolfgang Liebmann , Hoon Kim
IPC: H01L29/417 , H01L29/66 , H01L29/772 , H01L29/49 , H01L29/78 , H01L21/768
Abstract: A semiconductor structure includes a semiconductor substrate, a semiconductor fin on the semiconductor substrate, a transistor integrated with the semiconductor fin at a top portion thereof, the transistor including an active region including a source, a drain and a channel region therebetween. The semiconductor structure further includes a gate structure over the channel region, the gate structure including a gate electrode, an air-gap spacer pair on opposite sidewalls of the gate electrode, and a gate contact for the gate electrode. A method of fabricating such a semiconductor device is also provided.
-
130.
公开(公告)号:US10431663B2
公开(公告)日:2019-10-01
申请号:US15867036
申请日:2018-01-10
Applicant: GLOBALFOUNDRIES INC.
Inventor: Ruilong Xie , Balasubramanian Pranatharthiharan , Pietro Montanini , Julien Frougier
IPC: H01L27/12 , H01L29/423 , H01L27/02 , H01L29/66 , H01L21/306 , H01L21/762 , H01L21/311 , H01L21/3105 , H01L21/768 , H01L21/8234 , H01L29/06 , H01L29/78 , H01L29/10 , H01L29/08 , H01L27/088
Abstract: Disclosed are methods for forming an integrated circuit with a nanowire-type field effect transistor and the resulting structure. A sacrificial gate is formed on a multi-layer fin. A sidewall spacer is formed with a gate section on the sacrificial gate and fin sections on exposed portions of the fin. Before or after removal of the exposed portions of the fin, the fins sections of the sidewall spacer are removed or reduced in size without exposing the sacrificial gate. Thus, the areas within which epitaxial source/drain regions are to be formed will not be bound by sidewall spacers. Furthermore, isolation material, which is deposited into these areas prior to epitaxial source/drain region formation and which is used to form isolation elements between the transistor gate and source/drain regions, can be removed without removing the isolation elements. Techniques are also disclosed for simultaneous formation of a nanosheet-type and/or fin-type field effect transistors.
-
-
-
-
-
-
-
-
-