Abstract:
The present invention provides a curable resin composition which provides cured film having not only excellent acid resistance but also good weather resistance, good mar resistance and seal cracking resistance because of its high extensibility. The curable resin composition comprises (a) 20 to 80% by weight of a polymer having carboxyl and carboxylate groups; and (b) 2% to 80% by weight of a polymer having hydroxyl and epoxy groups. The present invention also provides a process for forming a cured film using the resin composition.
Abstract:
The present invention provides, a curable resin composition and a process for forming a cured film therefrom wherein the cured film has not only excellent acid resistance but also good weather resistance, good mar resistance and sealer cracking resistance because of its high extensibility, The curable resin composition comprises (a) 20 to 80% by weight of a polymer having carboxyl and carboxylate groups; and (b) 20 to 80% by weight of a polymer having hydroxyl and epoxy groups.
Abstract:
A semiconductor luminous element has cladding layers on both sides of its active layer; and it has a multi-quantum barrier layer which is in contact with the active layer on at least a portion of at least one of the cladding layers. This multi-quantum barrier layer is formed of an alternating stack of superlattice barrier layers and superlattice well layers. The energy gap of the well layers is smaller than that of the active layer, and the quantized energy gap of the multi-quantum barrier layer is larger than the energy gap of the active layer. A superlattice structure for semiconductor devices, which confines electrons and holes, is formed out of the active layer and a cladding layer provided on at least one side of that active layer. A multi-quantum barrier layer is in contact with the active layer on at least a portion of the cladding layer. This multi-quantum barrier layer is formed of an alternating stack of superlattice barrier layers and superlattice well layers. The energy gap of the well layers is smaller than that of the active layer, and the quantized energy gap of the multi-quantum barrier layer is larger than the energy gap of the active layer.
Abstract:
A method for driving a nonvolatile memory element includes: a writing step of changing a variable resistance layer to a low resistance state, by applying a writing voltage pulse having a first polarity; and an erasing step of changing the variable resistance layer to a high resistance state, by applying an erasing voltage pulse having a second polarity different from the first polarity, wherein in the writing step, a first input and output terminal of a field effect transistor is a source terminal of the transistor, and when a pulse width of the writing voltage pulse is PWLR and a pulse width of the erasing voltage pulse is PWHR, PWLR and PWHR satisfy a relationship of PWLR
Abstract:
A variable resistance element including: a first electrode; a second electrode; and a variable resistance layer having a resistance value which reversibly changes according to electrical signals applied, wherein the variable resistance layer includes a first variable resistance layer comprising a first oxygen-deficient transition metal oxide, and a second variable resistance layer comprising a second transition metal oxide having a degree of oxygen deficiency lower than a degree of oxygen deficiency of the first oxygen-deficient transition metal oxide, the second electrode has a single needle-shaped part at an interface with the second variable resistance layer, and the second variable resistance layer is interposed between the first variable resistance layer and the second electrode, is in contact with the first variable resistance layer and the second electrode, and covers the single needle-shaped part.
Abstract:
A variable resistance nonvolatile memory element writing method according to the present disclosure includes: (a) changing a variable resistance layer to a low resistance state by applying, to a second electrode, a first voltage which is negative with respect to a first electrode; and (b) changing the variable resistance layer to a high resistance state. Step (b) includes: (i) applying, to the second electrode, a second voltage which is positive with respect to the first electrode; and (ii) changing the variable resistance layer to the high resistance state by applying, to the second electrode, a third voltage, which is negative with respect to the first electrode and is smaller than the absolute value of a threshold voltage for changing the variable resistance layer from the high resistance state to the low resistance state, after the positive second voltage is applied in step (i).
Abstract:
A manufacturing method for manufacturing, with a simple process, a non-volatile memory apparatus having a stable memory performance includes: (a) forming a stacking-structure body above a substrate by alternately stacking conductive layers comprising a transition metal and interlayer insulating films comprising an insulating material; (b) forming a contact hole penetrating through the stacking-structure body to expose part of each of the conductive layers; (c) forming variable resistance layers by oxidizing the part of each of the conductive layers, the part being exposed in the contact hole, and each of the variable resistance layers having a resistance value that reversibly changes according to an application of an electric signal; and (d) forming a pillar electrode in the contact hole by embedding a conductive material in the contact hole, the pillar electrode being connected to each of the variable resistance layers.
Abstract:
Provided is a nonvolatile memory element achieving a stable resistance change and miniaturization, and a method of manufacturing the same. The nonvolatile memory element includes: a first electrode formed above a substrate; an interlayer insulating layer formed above the substrate including the first electrode and having a memory cell hole reaching the first electrode; a barrier layer formed in the memory cell hole and composed of a semiconductor layer or an insulating layer connected to the first electrode; a second electrode formed in the memory cell hole and connected to the barrier layer; a variable resistance layer formed on the second electrode and having a stacked structure whose resistance value changes based on electric signals; and a third electrode connected to the variable resistance layer and formed on the interlayer insulating layer to cover the memory cell hole.