-
公开(公告)号:US20180040428A1
公开(公告)日:2018-02-08
申请号:US15669038
申请日:2017-08-04
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Masahiro WAKASHIMA , Yuta SAITO , Kohei SHIMADA , Naobumi IKEGAMI
CPC classification number: H01G4/38 , H01G2/06 , H01G4/012 , H01G4/232 , H01G4/248 , H01G4/30 , H01G4/308 , H05K1/0295 , H05K1/181 , H05K2201/10015 , H05K2201/10522
Abstract: A mounting substrate on which at least any one of three kinds of electronic components including a first electronic component, a second electronic component, and a third electronic component are able to be mounted includes a pair of first edge portions and a pair of second edge portions. When a dimension of the first electronic component in its length direction is designated as L1, a dimension of the first electronic component in its width direction is designated as W1, a dimension of the second electronic component in its length direction is designated as L2, and a dimension of the second electronic component in its width direction is designated as W2, a dimension of the third electronic component in its width direction is any one of W1 and W2, and a dimension of the third electronic component in its length direction is L2 when the dimension of the third electronic component in its width direction is W1, and is L1 when the dimension of the third electronic component in its width direction is W2. At least one or more of the third electronic components are mounted on the mounting substrate.
-
公开(公告)号:US20250037939A1
公开(公告)日:2025-01-30
申请号:US18913062
申请日:2024-10-11
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Akito MORI , Masahiro WAKASHIMA , Sho WATANABE , Takumi ENDOU
Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including internal electrode layers and inner dielectric layers laminated alternately, and internal electrode layers at both ends thereof in a lamination direction, and outer dielectric layers covering the inner layer portion, and two external electrodes on both end surfaces of the multilayer body in a length direction intersecting the lamination direction. The inner and outer dielectric layers each include grains, and a difference between an average grain size of grains in the inner dielectric layers and an average grain size of grains in the outer dielectric layers is about 100 nm or less.
-
公开(公告)号:US20240087814A1
公开(公告)日:2024-03-14
申请号:US18519243
申请日:2023-11-27
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Yuta KUROSU , Yuta SAITO , Masahiro WAKASHIMA , Daiki FUKUNAGA , Yu TSUTSUI
CPC classification number: H01G4/30 , H01G4/008 , H01G4/1218 , H01G4/2325 , H01G4/248
Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.
-
公开(公告)号:US20230352243A1
公开(公告)日:2023-11-02
申请号:US18218300
申请日:2023-07-05
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
CPC classification number: H01G4/30 , H01G4/008 , H01G4/1218 , H01G4/012
Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 μm or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.
-
公开(公告)号:US20230178305A1
公开(公告)日:2023-06-08
申请号:US18103054
申请日:2023-01-30
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Yuta KUROSU , Yuta SAITO , Masahiro WAKASHIMA , Daiki FUKUNAGA , Yu TSUTSUI
CPC classification number: H01G4/30 , H01G4/2325 , H01G4/248 , H01G4/1218 , H01G4/008
Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.
-
公开(公告)号:US20220102077A1
公开(公告)日:2022-03-31
申请号:US17487349
申请日:2021-09-28
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 μm or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.
-
公开(公告)号:US20210020377A1
公开(公告)日:2021-01-21
申请号:US16925350
申请日:2020-07-10
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Yuta KUROSU , Masahiro WAKASHIMA
Abstract: A multilayer ceramic capacitor includes a ceramic multilayer body including ceramic layers and internal electrodes that are layered, main surfaces, side surfaces, and end surfaces, a conductor layer covering each of the end surfaces of the ceramic multilayer body and electrically connected to the internal electrodes, an insulating layer covering the conductor layer, and an external electrode electrically connected to the conductor layer. The conductor layer includes a portion that extends to a portion of each of the main surfaces of the ceramic multilayer body.
-
公开(公告)号:US20190385793A1
公开(公告)日:2019-12-19
申请号:US16549088
申请日:2019-08-23
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Masahiro WAKASHIMA
Abstract: A multilayer ceramic capacitor includes a laminated body including dielectric layers and internal electrode layers alternately laminated in a width direction, and first and second external electrodes on a bottom surface of the laminated body. Among ridges located on a side of an upper surface of the laminated body of an inner layer generating capacitance, a ridge located on the side of a first end surface is a first ridge, and a ridge located on the side of a second end surface is a second ridge. When r1 is a curvature radius of the first ridge at a central position in the width direction of the laminated body, and r2 is a curvature radius of the second ridge at the central position in the width direction of the laminated body, conditions of r1≤50 μm and r2≤50 μm are satisfied.
-
公开(公告)号:US20250166925A1
公开(公告)日:2025-05-22
申请号:US19027935
申请日:2025-01-17
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Yuta KUROSU , Yuta SAITO , Masahiro WAKASHIMA , Daiki FUKUNAGA , Yu TSUTSUI
Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.
-
公开(公告)号:US20240312712A1
公开(公告)日:2024-09-19
申请号:US18675491
申请日:2024-05-28
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Daiki FUKUNAGA , Hideaki TANAKA , Masahiro WAKASHIMA , Daisuke HAMADA , Hironori TSUTSUMI , Satoshi MAENO , Ryota ASO , Koji MORIYAMA , Akihiro TSURU
CPC classification number: H01G4/1227 , H01G4/0085 , H01G4/012 , H01G4/224 , H01G4/2325 , H01G4/30
Abstract: An electronic component includes a laminate in which a plurality of dielectric layers and a plurality of internal electrodes are alternately laminated and external electrodes electrically connected to the internal electrodes. A side margin portion as a region in which the plurality of internal electrodes is not provided when a section of the laminate having the length direction and the width direction is viewed from the laminating direction includes a plurality of side margin layers laminated in the width direction. An outer layer portion as a region in which the plurality of internal electrodes is not provided except for the side margin portion when a section of the laminate including the laminating direction and the width direction is viewed from the length direction includes a plurality of layer-margin layers laminated in the laminating direction.
-
-
-
-
-
-
-
-
-