Current removal for digital-to-analog converters

    公开(公告)号:US09819357B1

    公开(公告)日:2017-11-14

    申请号:US15593081

    申请日:2017-05-11

    Abstract: The present disclosure describes aspects of current removal for digital-to-analog converters (DACs). In some aspects, a circuit for converting a digital input to an analog output includes a first resistor ladder having first resistors connectable to respective current sources and connected to a first output of the circuit. The circuit also includes second resistor ladder having second resistors connectable to the respective current sources and connected to a second output of the circuit. A common node is formed between common resistor terminals of the first resistor ladder and the second resistor ladder. Current removal circuitry is connected to the common node and referenced to an amount of current provided by the respective current sources. By removing current from the common node of the resistor ladders, common-mode current at outputs of the circuit can be reduced with minimal degradation of differential performance of the circuit.

    Digital calibration of transmit digital to analog converter full scale current
    17.
    发明授权
    Digital calibration of transmit digital to analog converter full scale current 有权
    数字校准传输数模转换器满量程电流

    公开(公告)号:US09337855B2

    公开(公告)日:2016-05-10

    申请号:US14532264

    申请日:2014-11-04

    CPC classification number: H03M1/1009 H03M1/1019 H03M1/66 H03M1/68 H03M1/742

    Abstract: A method and apparatus for a method of calibrating a transmit digital to analog converter full-scale current. The method comprises generating a tuned reference current and then calibrating the tuned reference current to a selected value in order to produce a predetermined current value. The calibration further comprises dividing a reference voltage input over a resistor string. A band gap current is then generated using the divided reference voltage input. A tuned current output is then produced from a current steering digital to analog converter with the tuned output current stored in a register. The reference current for the transmit DAC is then generated based on the stored tuned output current.

    Abstract translation: 一种用于校准发射数模转换器满量程电流的方法和装置。 该方法包括产生调谐的参考电流,然后将调谐的参考电流校准到选定的值,以便产生预定的电流值。 该校准还包括对在电阻串上输入的参考电压进行分频。 然后使用划分的参考电压输入产生带隙电流。 然后,从调节输出电流存储在寄存器中的当前转向数字到模拟转换器产生调谐电流输出。 然后基于存储的调谐输出电流产生发射DAC的参考电流。

    TECHNIQUES TO REDUCE HARMONIC DISTORTIONS OF IMPEDANCE ATTENUATORS FOR LOW-POWER WIDEBAND HIGH-RESOLUTION DACS
    18.
    发明申请
    TECHNIQUES TO REDUCE HARMONIC DISTORTIONS OF IMPEDANCE ATTENUATORS FOR LOW-POWER WIDEBAND HIGH-RESOLUTION DACS 有权
    减少低功耗宽带高分辨率DAC的阻抗衰减器谐波失真的技术

    公开(公告)号:US20140266830A1

    公开(公告)日:2014-09-18

    申请号:US13839763

    申请日:2013-03-15

    Abstract: A digital-to-analog converter (DAC) includes, in part, a multitude of input stages that supply currents to a pair of current summing nodes in response to a digital signal, and an impedance attenuator coupled between the current summing nodes and the output of the DAC. The impedance attenuator is adapted, among other function, to increase the range of impedances of the output load, to account for changes in the output load impedance due to variations in the process, voltage and temperature, and to decouple the impedances seen by the summing nodes from the load impedance. The impedance attenuator further includes a differential-input, differential-output amplifier with programmable common-mode gain bandwidth to control the harmonic distortion of the amplifier. The impedance attenuator optionally includes a pair of cross-coupled capacitors to control the harmonic distortion of the amplifier.

    Abstract translation: 数模转换器(DAC)部分地包括响应于数字信号向一对当前求和节点提供电流的多个输入级,以及耦合在当前求和节点和输出端之间的阻抗衰减器 的DAC。 除了其他功能之外,阻抗衰减器还适用于增加输出负载的阻抗范围,以解决由于工艺,电压和温度的变化而导致的输出负载阻抗的变化,并且将由求和所看到的阻抗解耦 节点从负载阻抗。 阻抗衰减器还包括具有可编程共模增益带宽的差分输入差分输出放大器,以控制放大器的谐波失真。 阻抗衰减器可选地包括一对交叉耦合电容器,以控制放大器的谐波失真。

Patent Agency Ranking