-
261.
公开(公告)号:US20230335493A1
公开(公告)日:2023-10-19
申请号:US18339088
申请日:2023-06-21
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Jordan D. Greenlee , Francois H. Fabreguette , John A. Smythe
IPC: H01L23/528 , H01L23/522 , H01L21/768 , H01L23/535 , H01L23/532 , H10B41/27 , H10B41/35 , H10B43/27 , H10B43/35
CPC classification number: H01L23/5286 , H01L23/5226 , H01L21/76895 , H01L23/535 , H01L23/53266 , H01L21/76831 , H01L21/76843 , H01L21/76877 , H01L23/5283 , H10B41/27 , H10B41/35 , H10B43/27 , H10B43/35
Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, each of the tiers individually comprising a conductive structure and an insulative structure, strings of memory cells vertically extending through the stack structure, the strings of memory cells comprising a channel material vertically extending through the stack structure, and conductive rails laterally adjacent to the conductive structures of the stack structure. The conductive rails comprise a material composition that is different than a material composition of the conductive structures of the stack structure. Related memory devices, electronic systems, and methods are also described.
-
公开(公告)号:US11792983B2
公开(公告)日:2023-10-17
申请号:US17068430
申请日:2020-10-12
Applicant: Micron Technology, Inc.
Inventor: Daniel Billingsley , Jordan D. Greenlee , John D. Hopkins , Yongjun Jeff Hu , Swapnil Lengade
IPC: H01L21/31 , H10B43/27 , H01L21/311 , H10B41/27
CPC classification number: H10B43/27 , H01L21/31111 , H10B41/27
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming an upper stack directly above a lower stack. The lower stack comprises vertically-alternating lower-first-tiers and lower-second-tiers. The upper stack comprises vertically-alternating upper-first-tiers and upper-second-tiers. Lower channel openings extend through the lower-first-tiers and the lowers-second-tiers. The lower channel openings have sacrificial material therein. An upper of the lower-first-tiers or a lower of the upper-first-tiers comprises non-stoichiometric silicon nitride comprising (a) or (b), where (a): a nitrogen-to-silicon atomic ratio greater than 1.33 and less than 1.5; and (b): a nitrogen-to-silicon atomic ratio greater than or equal to 1.0 and less than 1.33. A higher of the upper-first-tiers that is above said lower upper-first-tier comprises silicon nitride not having either the (a) or the (b). Upper channel openings are etched through the upper-first-tiers and the upper-second-tiers to stop on said upper lower-first-tier or said lower upper-first-tier. After the stop, the sacrificial material is removed from the lower channel openings and form channel-material strings in the upper and lower channel openings. Other embodiments, including structure independent of method, are disclosed.
-
263.
公开(公告)号:US20230320092A1
公开(公告)日:2023-10-05
申请号:US17713955
申请日:2022-04-05
Applicant: Micron Technology, Inc.
Inventor: Collin Howder , John D. Hopkins
IPC: H01L27/11582 , H01L27/11556
CPC classification number: H01L27/11582 , H01L27/11556
Abstract: A memory array comprising strings of memory cells comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers directly above conductor material of a conductor tier. Channel-material-string constructions extend through the insulative and conductive tiers to a lowest of the conductive tiers. The channel-material-string constructions individually comprise a charge-blocking-material string, a storage-material string laterally-inward of the charge-blocking-material string, a charge-passage-material string laterally-inward of the storage-material string, and a channel-material string laterally-inward of the charge-passage-material string. Conductive material in the lowest conductive tier directly electrically couples together the channel material of individual of the channel-material strings and the conductor material of the conductor tier. The conductive material is laterally-aside and laterally-inward of a laterally-inner sidewall of the charge-blocking-material string. Methods are disclosed.
-
264.
公开(公告)号:US20230247828A1
公开(公告)日:2023-08-03
申请号:US18133075
申请日:2023-04-11
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Nancy M. Lomeli
Abstract: A memory array comprises a conductor tier comprising upper conductor material directly above and directly electrically coupled to lower conductor material. The upper and lower conductor materials comprise different compositions relative one another. Laterally-spaced memory blocks individually comprising a vertical stack comprise alternating insulative tiers and conductive tiers. Channel-material strings of memory cells extend through the insulative tiers and the conductive tiers and through the upper conductor material into the lower conductor material. The channel material of the channel-material strings is directly electrically coupled to the upper and lower conductor materials of the conductor tier. Intervening material is laterally-between and longitudinally-along immediately-laterally-adjacent of the memory blocks. Other embodiments, including method, are disclosed.
-
265.
公开(公告)号:US11706925B2
公开(公告)日:2023-07-18
申请号:US18053134
申请日:2022-11-07
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Nancy M. Lomeli , Justin B. Dorhout , Damir Fazil
Abstract: Device, systems, and structures include a stack of vertically-alternating tiers of materials arranged in one or more decks of tiers. A channel opening, in which a channel pillar may be formed, extends through the stack. The pillar includes a “shoulder portion” extending laterally into an “undercut portion” of the channel opening, which undercut portion is defined along at least a lower tier of at least one of the decks of the stack.
-
公开(公告)号:US11695056B2
公开(公告)日:2023-07-04
申请号:US17405151
申请日:2021-08-18
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins
CPC classification number: H01L29/66545 , H10B41/27 , H10B41/35 , H10B43/27 , H10B43/35
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a conductor tier comprising conductor material on a substrate. A stack is formed comprising vertically-alternating first tiers and second tiers above the conductor tier. The stack comprises laterally-spaced memory-block regions having horizontally-elongated trenches there-between. Channel-material strings extend through the first tiers and the second tiers. Material of the first tiers is of different composition from that of the second tiers. A lowest of the first tiers is thicker than the first tiers there-above. The first-tier material is isotropically etched selectively relative to the second-tier material to form void-space in the first tiers. Conducting material is deposited into the trenches and into the void-space in the first tiers. The conducting material fills the void-space in the first tiers that are above the lowest first tier. The conducting material less-than-fills the void-space in the lowest first tier. The conducting material is etched from the lowest first tier. After the etching of the conducting material, conductive material is deposited into the void-space of the lowest first tier and that directly electrically couples together the channel material of individual of the channel-material strings and the conductor material of the conductor tier. Additional embodiments, including structure independent of method, are disclosed.
-
267.
公开(公告)号:US20230209810A1
公开(公告)日:2023-06-29
申请号:US18046088
申请日:2022-10-12
Applicant: Micron Technology, Inc.
Inventor: Alyssa N. Scarbrough , David Ross Economy , John D. Hopkins , Jordan D. Greenlee , Mithun Kumar Ramasahayam
IPC: H01L27/108 , H01L21/768
CPC classification number: H01L27/10885 , H01L21/7682 , H01L27/1087 , H01L21/76837
Abstract: Bit lines having high electrical conductivity and low mutual capacitance and related apparatuses, computing systems, and methods are disclosed. An apparatus includes an electrically insulating material and bit lines including copper in the electrically insulating material. The electrically insulating material defines air gaps between the bit lines. A method of manufacturing a memory device includes forming trenches in an electrically insulating material on or in circuitry of the memory device, forming a first electrically conductive material in the trenches, removing portions of the electrically insulating material to form air gaps between the trenches, recessing the first electrically conductive material, and replacing the first electrically conductive material that was removed with a second electrically conductive material. The second electrically conductive material is more electrically conductive than the first electrically conductive material. A memory device includes the apparatus. A computing system includes the memory device.
-
268.
公开(公告)号:US20230207011A1
公开(公告)日:2023-06-29
申请号:US17583651
申请日:2022-01-25
Applicant: Micron Technology, Inc.
Inventor: Alyssa N. Scarbrough , John D. Hopkins
IPC: G11C16/04 , H01L23/522 , H01L23/528 , H01L27/11519 , H01L27/11556 , H01L27/11565 , H01L27/11582
CPC classification number: G11C16/0483 , H01L23/5226 , H01L23/5283 , H01L27/11519 , H01L27/11556 , H01L27/11565 , H01L27/11582
Abstract: A memory array comprising strings of memory cells comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers directly above a conductor tier. Strings of memory cells comprise channel-material strings that extend through the insulative tiers and the conductive tiers. The channel-material strings directly electrically couple with conductor material of the conductor tier. A through-array-via (TAV) region comprises TAVs that individually extend through the insulative tiers and the conductive tiers into the conductor tier. Individual of the TAVs comprises an upper portion directly above and joined with a lower portion. The individual TAVs in a vertical cross-section comprises at least one external upper jog surface. The individual TAVs comprise at least one external lower jog surface in the conductor tier in the vertical cross-section and that is below the upper jog surface. Other embodiments, including method, are disclosed.
-
269.
公开(公告)号:US20230171960A1
公开(公告)日:2023-06-01
申请号:US18096264
申请日:2023-01-12
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Jordan D. Greenlee , Nancy M. Lomeli , Alyssa N. Scarbrough
Abstract: A memory array comprises laterally-spaced memory blocks individually comprising a vertical stack comprising alternating insulative tiers and conductive tiers. Channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. Dummy pillars extend through the insulative tiers and the conductive tiers. A lowest of the conductive tiers comprises conducting material and dummy-region material that is aside and of different composition from that of the conducting material. The channel-material strings extend through the conducting material of the lowest conductive tier. The dummy pillars extend through the dummy-region material of the lowest conductive tier. Other embodiments, including method, are disclosed.
-
公开(公告)号:US11600494B2
公开(公告)日:2023-03-07
申请号:US17318470
申请日:2021-05-12
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Gordon A. Haller , Tom J. John , Anish A. Khandekar , Christopher Larsen , Kunal Shrotri
IPC: H01L21/311 , H01L27/11556 , H01L21/02 , H01L27/11582
Abstract: A method used in forming an array of elevationally-extending strings of memory cells comprises forming a stack comprising vertically-alternating insulative tiers and wordline tiers. The stack comprises an etch-stop tier between a first tier and a second tier of the stack. The etch-stop tier is of different composition from those of the insulative tiers and the wordline tiers. Etching is conducted into the insulative tiers and the wordline tiers that are above the etch-stop tier to the etch-stop tier to form channel openings that have individual bases comprising the etch-stop tier. The etch-stop tier is penetrated through to extend individual of the channel openings there-through. After extending the individual channel openings through the etch-stop tier, etching is conducted into and through the insulative tiers and the wordline tiers that are below the etch-stop tier to extend the individual channel openings deeper into the stack below the etch-stop tier. Transistor channel material is formed in the individual channel openings elevationally along the etch-stop tier and along the insulative tiers and the wordline tiers that are above and below the etch-stop tier. Arrays independent of method are disclosed.
-
-
-
-
-
-
-
-
-