-
公开(公告)号:US11913122B2
公开(公告)日:2024-02-27
申请号:US17108280
申请日:2020-12-01
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Kwangjoo Kim , Jinju Kim , Jiyoung Song
Abstract: A pattern forming method is disclosed. The pattern forming method includes buffing a surface of a product containing aluminum, masking at least a part of the buffed surface with an etching resist, etching a part of the buffed surface not masked by the etching resist, removing the etching resist from the surface, and anodizing the surface from which the etching resist is removed.
-
公开(公告)号:US11887986B2
公开(公告)日:2024-01-30
申请号:US17503713
申请日:2021-10-18
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sungwon Yoo , Yongseok Kim , Ilgweon Kim , Hyuncheol Kim , Hyeoungwon Seo , Kyunghwan Lee , Jaeho Hong
CPC classification number: H01L27/1203 , H01L21/84 , H01L25/0657 , H01L25/18 , H01L27/13 , H01L24/08 , H01L2224/08145
Abstract: A semiconductor memory device is disclosed. The semiconductor memory device may include a data storage layer including data storage devices, an interconnection layer disposed on the data storage layer, and a selection element layer provided between the data storage layer and the interconnection layer. The interconnection layer may include bit lines extending in a first direction. The selection element layer may include a cell transistor connected between one of the data storage devices and one of the bit lines, and the cell transistor may include an active pattern and a word line, which crosses the active pattern and is extended in a second direction crossing the first direction.
-
公开(公告)号:US20230276634A1
公开(公告)日:2023-08-31
申请号:US18069398
申请日:2022-12-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Daewon HA , Kyunghwan Lee
CPC classification number: H10B51/30 , H10B51/40 , G11C11/2275 , H01L29/516
Abstract: A semiconductor device includes a substrate including an active region extending in a first direction, a gate electrode on the substrate and extending in a second direction, and a plurality of channel layers on the active region. The plurality of channel layers are spaced apart from each other in a third direction perpendicular to an upper surface of the substrate. The device includes a plurality of dielectric layers between the plurality of channel layers and the gate electrode, the plurality of dielectric layers include at least one of a ferroelectric material or an anti-ferroelectric material, and each of the plurality of dielectric layers has a different coercive voltage. The device includes source/drain regions in recess regions in which the active region is recessed, the source/drain regions are on both sides of the gate electrode, and the source/drain regions are in contact with the plurality of channel layers.
-
公开(公告)号:US11647625B2
公开(公告)日:2023-05-09
申请号:US17191308
申请日:2021-03-03
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jaeho Hong , Kyunghwan Lee , Hyuncheol Kim , Huijung Kim , Hyunmog Park , Kiseok Lee , Minhee Cho
IPC: H01L27/108 , G11C5/06 , H01L29/24
CPC classification number: H01L27/1082 , G11C5/063 , H01L27/10858 , H01L27/10873 , H01L27/10885 , H01L27/10888 , H01L27/10891 , H01L29/24
Abstract: A memory device is provided. The memory device includes: a substrate; a memory unit provided on the substrate; a channel provided on the memory unit; a word line surrounded by the channel and extending in a first horizontal direction; a gate insulating layer interposed between the channel and the word line; and a bit line contacting an upper end of the channel and extending in a second horizontal direction that crosses the first horizontal direction.
-
公开(公告)号:US11508730B2
公开(公告)日:2022-11-22
申请号:US17032040
申请日:2020-09-25
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Yongseok Kim , Hyuncheol Kim , Satoru Yamada , Sungwon Yoo , Jaeho Hong
IPC: H01L27/108 , G11C7/18
Abstract: Memory devices may include a source region, channels, a gate insulation layer pattern, a selection gate pattern, a first gate pattern, a second gate pattern and a drain region. The source region may include first impurities having a first conductivity type at an upper portion of a substrate. The channels may contact the source region. Each of the channels may extend in a vertical direction that is perpendicular to an upper surface of the substrate. The selection gate pattern may be on sidewalls of the channels. The first gate pattern may be on the sidewalls of the channels. The first gate pattern may be a common electrode of all of multiple channels. The second gate patterns may be on the sidewalls of the channels. The drain region may include second impurities having a second conductivity type that is different from the first conductivity type at an upper portion of each of the channels.
-
公开(公告)号:US20220199621A1
公开(公告)日:2022-06-23
申请号:US17541584
申请日:2021-12-03
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Yongseok Kim , Ilgweon Kim , Huijung Kim , Sungwon Yoo , Minhee Cho
IPC: H01L27/108
Abstract: A semiconductor memory device includes: a first word line extending in a vertical direction; a second word line spaced apart from the first word line in a first horizontal direction and extending in the vertical direction; a first semiconductor pattern of a ring-shaped horizontal cross-section surrounding the first word line and constituting a portion of a first cell transistor; a second semiconductor pattern of a ring-shaped horizontal cross-section surrounding the second word line and constituting a portion of a second cell transistor; a cell capacitor between the first semiconductor pattern and the second semiconductor pattern and including a first electrode, a second electrode, and a capacitor dielectric film; a first bit line opposite the cell capacitor with respect to the first semiconductor pattern and extending in a second horizontal direction; and a second bit line opposite the cell capacitor with respect to the second semiconductor pattern.
-
公开(公告)号:US11342436B2
公开(公告)日:2022-05-24
申请号:US16801508
申请日:2020-02-26
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jaeho Hong , Yongseok Kim , Hyuncheol Kim , Seokhan Park , Satoru Yamada , Kyunghwan Lee
IPC: H01L29/51 , H01L29/423 , H01L27/108 , H01L29/08
Abstract: A semiconductor device includes a substrate including a recess, a first gate insulation layer on a lower sidewall and a bottom of the recess, the first gate insulation layer including an insulation material having hysteresis characteristics, a first gate electrode on the first gate insulation layer inside the recess, a second gate electrode contacting the first gate electrode in the recess, the second gate electrode including a material different from a material of the first gate electrode, and impurity regions on the substrate and adjacent to sidewalls of the recess, bottoms of the impurity regions being higher than a bottom of the second gate electrode relative to a bottom of the substrate.
-
公开(公告)号:US20200381448A1
公开(公告)日:2020-12-03
申请号:US16710198
申请日:2019-12-11
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Yongseok Kim , Kohji Kanamori , Minhan Shin
IPC: H01L27/11582 , H01L27/1157 , H01L27/11573
Abstract: Three-dimensional semiconductor memory devices are provided. A three-dimensional semiconductor memory device includes a stack structure that includes gate electrodes on a substrate. The three-dimensional semiconductor memory device includes a first vertical structure, a second vertical structure, a third vertical structure, and a fourth vertical structure that penetrate the stack structure and are sequentially arranged in a zigzag shape along a first direction. Moreover, the three-dimensional semiconductor memory device includes a first bit line that extends in the first direction. The first bit line vertically overlaps the second vertical structure and the fourth vertical structure. Centers of the second and fourth vertical structures are spaced apart at the same distance from the first bit line. The first vertical structure is spaced apart at a first distance from the first bit line. The third vertical structure is spaced apart at a second distance from the first bit line.
-
公开(公告)号:US12289001B2
公开(公告)日:2025-04-29
申请号:US18218168
申请日:2023-07-05
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Yeongil Kim
Abstract: According to certain embodiments, an electronic device comprises: a battery; an interface module; a detection module electrically connected with the interface module, the detection module configured to detect than an external electronic device for receiving power is connected to the interface module; a protection module electrically connected with the interface module and comprising a first switching element; and a charging module electrically connected with the protection module, the detection module, and the battery, and comprising a voltage conversion circuit and a second switching element, the charging module configured to provide a first power to the protection module when the detection module detects connection of the external electronic device, wherein the first switching element is configured to turn on after receiving the first power, wherein the charging module is configured to raise a power from the battery to a designated value through the voltage conversion circuit, thereby resulting in a second power, and, when a designated first time is elapsed after the power from the battery is raised to the designated value, turn on the second switching element, thereby providing the second power to the protection module.
-
公开(公告)号:US12041496B2
公开(公告)日:2024-07-16
申请号:US17559276
申请日:2021-12-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Kyunghwan Lee , Minwhan Kim
IPC: H04W36/00
CPC classification number: H04W36/00837 , H04W36/0058 , H04W36/0077 , H04W36/008375
Abstract: A method of operating a terminal includes receiving, from a source cell, a radio resource control (RRC) reconfiguration message including a list of a plurality of first objects in a measurement order, reordering the list of the plurality of first objects based on handover information to obtain a reordered list, the handover information corresponding to a connection history of the terminal, sequentially measuring the plurality of first objects based on the reordered list to obtain a measurement result; and transmitting a measurement report to the source cell based on the measurement result.
-
-
-
-
-
-
-
-
-