-
公开(公告)号:US10075702B2
公开(公告)日:2018-09-11
申请号:US15204185
申请日:2016-07-07
Applicant: STMICROELECTRONICS SA
Inventor: Olivier Pothier , Arnaud Bourge
IPC: G06T3/40 , H04N13/271 , H04N13/02
CPC classification number: H04N13/271 , G06T3/40 , H04N13/139 , H04N2013/0081
Abstract: An electronic device includes a single-photon avalanche diode (SPAD) array and readout circuitry coupled thereto. The readout circuitry generates a depth map having a first resolution, and a signal count map having a second resolution greater than the first resolution. The depth map corresponds to distance observations to an object. The signal count map corresponds to intensity observation sets of the object, with each intensity observation set including intensity observations corresponding to a respective distance observation in the depth map. An upscaling processor is coupled to the readout circuitry to calculate upscaling factors for each intensity observation set so that each distance observation has respective upscaling factors associated therewith. The depth map is then upscaled from the first resolution to the second resolution based on the respective upscaling factors.
-
公开(公告)号:US10067291B2
公开(公告)日:2018-09-04
申请号:US15499261
申请日:2017-04-27
Applicant: STMicroelectronics SA
Inventor: Cédric Durand , Frédéric Gianesello , Folly Eli Ayi-Yovo
IPC: G02B6/02 , G02B6/30 , C03C23/00 , B23K26/364 , B23K26/402 , B23K26/0622 , B23K103/00
Abstract: A method of manufacturing a waveguide in a glass plate is disclosed. The glass plate is scanned with a laser beam directed orthogonally to the glass plate to form a trench according to a pattern of the waveguide to be formed. The scanning is performed by pulses of the laser beam having a duration between 2 and 500 femtoseconds. The glass plate with the trench is treated with hydrofluoric acid. After treating the glass plate, the trench is filled with a material having an index different from that of glass, and, after filling the trench, a cladding layer is deposited.
-
公开(公告)号:US20180246389A1
公开(公告)日:2018-08-30
申请号:US15679691
申请日:2017-08-17
Applicant: STMicroelectronics SA
Inventor: Valerie Danelon , Denis Pache , Christophe Arricastres
CPC classification number: G02F1/225 , G02B6/29338 , G02F1/025 , G02F1/2257 , G02F2001/212 , G02F2203/15
Abstract: A Mach-Zehnder ring modulator includes a first optical path having a first diode and a optical path having a second diode. Each of the first and second diodes operates responsive to a voltage signal by modifying a phase of a light signal. A first optical coupler provides first and second light signals to the first and second optical paths, respectively. A second optical coupler couples outputs from the first and second optical paths. A feedback path is coupled between an output of the second optical coupler and an input of the first optical coupler.
-
公开(公告)号:US10014337B2
公开(公告)日:2018-07-03
申请号:US15280544
申请日:2016-09-29
Applicant: STMicroelectronics SA , STMicroelectronics (Crolles 2) SAS , Commissariat A L'Energie Atomique et aux Energies Alternatives
Inventor: Romain Girard Desprolet , Michel Marty , Salim Boutami , Sandrine Lhostis
IPC: H01L21/311 , H01L27/146 , G02B5/20 , G02F1/1335 , G02B5/00 , B82Y20/00
CPC classification number: H01L27/14625 , B82Y20/00 , G02B5/008 , G02B5/201 , G02B5/204 , G02B2207/101 , G02F1/133509 , G02F1/133516 , H01L21/311 , H01L27/14621 , H01L27/14685
Abstract: A spectral filter is manufactured using a process wherein a first rectangular bar is formed within a first layer made of a first material, said first rectangular bar being made of a second material having a different optical index. The process further includes, in a second layer over the first layer, a second rectangular bar made of the second material. The second rectangular bar is positioned in contact with the first rectangular bar. The second layer is also made of the first material.
-
公开(公告)号:US10014183B2
公开(公告)日:2018-07-03
申请号:US15523742
申请日:2015-11-09
Inventor: Shay Reboh , Laurent Grenouillet , Yves Morand
IPC: H01L21/308 , H01L21/311 , H01L27/12
CPC classification number: H01L21/3086 , H01L21/0337 , H01L21/31144 , H01L27/1203
Abstract: A method for producing at least one pattern in a layer resting on a substrate, including: a) making amorphous at least one first block of an upper layer of crystalline material resting on a first amorphous supporting layer, while the crystalline structure of a second block of the upper layer that adjoins and is juxtaposed with the first block is preserved; b) partially recrystallizing the first block by using at least one side surface of the second block that is in contact with the first block as an area for the start of a recrystallization front, the partial recrystallization being carried out to preserve a region of amorphous material in the first block; c) selectively etching the amorphous material of the upper layer with respect to the crystalline material of the upper layer to form at least one first pattern in the upper layer.
-
公开(公告)号:US09997550B2
公开(公告)日:2018-06-12
申请号:US14627038
申请日:2015-02-20
Applicant: STMicroelectronics SA
Inventor: Bruno Rauber
IPC: H01L27/14 , H01L31/101 , H01L31/11 , H01L27/144
CPC classification number: H01L27/1446 , H01L31/101 , H01L31/11
Abstract: A photodetector is formed in a silicon-on-insulator (SOI) type semiconductor layer. The photodetector includes a first region and a second region of a first conductivity type separated from each other by a central region of a second conductivity type so as to define a phototransistor. A transverse surface of the semiconductor layer is configured to receive an illumination. The transverse surface extends orthogonally to an upper surface of the central region.
-
公开(公告)号:US20180152180A1
公开(公告)日:2018-05-31
申请号:US15605541
申请日:2017-05-25
Applicant: STMicroelectronics SA
Inventor: Denis Pache , Stephane Le Tual , Hanae Zegmout
CPC classification number: H03K3/42 , G06F1/105 , H01L31/08 , H03K3/36 , H03M1/1255
Abstract: The present disclosure relates to a device for generating a clock signal including a first photoresistor coupling a capacitive output node to a node receiving a first potential. A second photoresistor couples the capacitive node to a node receiving a second potential. The first and second photoresistors receive the same optical pulses of a mode-locked laser at instants in time offset by a first delay.
-
公开(公告)号:US09971173B2
公开(公告)日:2018-05-15
申请号:US15251236
申请日:2016-08-30
Applicant: STMICROELECTRONICS SA
Inventor: Jean-Robert Manouvrier
CPC classification number: G02F1/025 , G02F1/0123 , G02F1/225 , G02F1/2255
Abstract: A semiconductor electro-optical phase shifter may include a substrate, an optical waveguide segment (12) formed on the substrate, and first and second zones of opposite conductivity types configured to form a first bipolar junction perpendicular to the substrate. The phase shifter may also include a dynamic control structure configured to reverse bias the first junction and a static control structure configured to direct a quiescent current in the second zone, parallel to the first junction.
-
公开(公告)号:US20180130803A1
公开(公告)日:2018-05-10
申请号:US15609571
申请日:2017-05-31
Applicant: STMicroelectronics SA , STMicroelectronics (Crolles 2) SAS
Inventor: Florian Cacho , Vincent Huard
IPC: H01L27/092 , H03K3/037 , H03K19/21 , H01L29/10
CPC classification number: H01L27/0928 , G01R31/31725 , H01L21/823892 , H01L29/1083 , H03K3/037 , H03K19/00315 , H03K19/094 , H03K19/21
Abstract: The disclosure concerns an integrated circuit comprising: a plurality of circuit domains, each circuit domain comprising: a plurality of transistor devices positioned over p-type and n-type wells, the transistor devices defining one or more data paths of the circuit domain; a monitoring circuit adapted to detect when the slack time of at least one of the data paths in the circuit domain falls below a threshold level and to generate an output signal on an output line based on said detection; and a biasing circuit adapted to modify a biasing voltage of the n-type and/or p-type well of the circuit domain.
-
公开(公告)号:US20180130788A1
公开(公告)日:2018-05-10
申请号:US15862924
申请日:2018-01-05
Applicant: STMicroelectronics SA
Inventor: Johan Bourgeat , Jean Jimenez
IPC: H01L27/02 , H01L29/10 , H01L29/74 , H01L29/744
CPC classification number: H01L27/0251 , H01L27/0262 , H01L29/1095 , H01L29/7436 , H01L29/744
Abstract: An electronic device is formed by a sequence of at least two thyristors coupled in series in a same conduction direction. Each thyristor has a gate of a first conductivity type. The gates of the first conductivity type for the thyristors in the sequence are coupled together in order to form a single control gate.
-
-
-
-
-
-
-
-
-