REDUNDANCY CIRCUIT
    551.
    发明公开
    REDUNDANCY CIRCUIT 审中-公开

    公开(公告)号:US20230327674A1

    公开(公告)日:2023-10-12

    申请号:US17719004

    申请日:2022-04-12

    Abstract: In an embodiment, an integrated circuit includes: a voting circuit including N scan flip-flops, where N is an odd number greater than or equal to 3, and where the N scan flip-flops includes a first scan flip-flop and a second scan flip-flop, where an output of the first scan flip-flop is coupled to a scan input of the second scan flip-flop; a scan chain including the N scan flip-flops of the voting circuit, and third and fourth scan flip-flops, the scan chain configured to receive a scan enable signal; and a scan enable control circuit configured to control a scan enable input of the first or second scan flip-flops based on the scan enable signal and based on a scan input of the third scan flip-flop or an output of the fourth scan flip-flop.

    DIGITAL RESISTOR HAVING LOW AREA AND IMPROVED LINEARITY

    公开(公告)号:US20230317323A1

    公开(公告)日:2023-10-05

    申请号:US18193387

    申请日:2023-03-30

    CPC classification number: H01C10/32 H01C10/16 G05B19/0423

    Abstract: An electronic device having a digitally controlled resistor is provided. The digitally controlled resistor includes various switch-resistor segments between voltage nodes. In one embodiment, the switch-resistor segment may include a resistor and a switch coupled parallel to the resistor. In another embodiment, the switch-resistor segment may include a resistor, a complement switch coupled in series with the resistor, and a switch coupled parallel to the resistor and the complement switch. Each switch included in the switch-resistor segment operates based on digital bits. Based on the logic value (either ‘0’ or ‘1’) assigned, the switches turn ON (when logic value is ‘1’) and OFF (when logic value is ‘0’). In some embodiments, the switches and the resistor included in the switch-transistor segment are arranged in a symmetrical manner between voltage nodes.

    INTERPOLATION FILTER DEVICE, SYSTEM AND METHOD
    554.
    发明公开

    公开(公告)号:US20230299751A1

    公开(公告)日:2023-09-21

    申请号:US18185130

    申请日:2023-03-16

    CPC classification number: H03H17/0657 H03H17/0275

    Abstract: A method generates a delayed signal based on an input signal, and applies vector magnitude scaling to the delayed signal, generating one or more vector magnitude scaled signals. The input signal is added to the one or more vector magnitude scaled signals, generating one or more phase-shifted signals. Compensation scaling is applied to the one or more phase-shifted signals, generating one or more compensated signals. The input signal and the one or more compensated signals are combined, generating an interpolated output signal. The method may be implemented by a device or a system.

    PROGRAMMABLE SIGNAL AGGREGATOR
    557.
    发明公开

    公开(公告)号:US20230214292A1

    公开(公告)日:2023-07-06

    申请号:US17567540

    申请日:2022-01-03

    Abstract: In an embodiment, an electronic circuit includes: a plurality of signal channels; a signal collection circuit configured to determine an action of the electronic circuit based on channel signals from the plurality of signal channels; and a first signal management circuit coupled between the plurality of signal channels and the signal collection circuit, the first signal management circuit including: a set of internal registers, a set of user registers, and a decoder configured to program the set of internal registers based on a content of the set of user registers, where the first signal management circuit is configured to receive the channel signals via the plurality of signal channels, generate first aggregated signals based on the received channel signals and a content of the set of internal registers, and transmitting the first aggregated signals to the signal collection circuit.

    CRACK DETECTOR FOR SEMICONDUCTOR DIES
    558.
    发明公开

    公开(公告)号:US20230168300A1

    公开(公告)日:2023-06-01

    申请号:US18053688

    申请日:2022-11-08

    CPC classification number: G01R31/315 H01L22/12

    Abstract: An assembly for detecting a structural defect in a semiconductor die is provided. The assembly includes a defect-detection sensor and a microcontroller. The defect-detection sensor includes a plurality of resistive paths of electrical-conductive material in the semiconductor die, each of which has a first end and a second end and extends proximate a perimeter of the semiconductor die. The defect-detection sensor includes a plurality of signal-generation structures, each coupled to a respective resistive path and configured to supply a test signal to the resistive path. The microcontroller is configured to control the signal-generation structures to generate the test signals, acquire the test signals in each resistive paths, test an electrical feature of the resistive paths by performing an analysis of the test signals acquired and detect the presence of the structural defect in the semiconductor die based on a result of the analysis of the test signals acquired.

    LOW NOISE PHASE LOCK LOOP (PLL) CIRCUIT
    559.
    发明公开

    公开(公告)号:US20230163769A1

    公开(公告)日:2023-05-25

    申请号:US17969251

    申请日:2022-10-19

    Abstract: A phase lock loop (PLL) circuit includes a phase-frequency detector (PFD) circuit that determines a difference between a reference clock signal and a feedback clock signal to generate up/down control signals responsive to that difference. Charge pump and loop filter circuitry generates an integral signal component control signal and a proportional signal component control signal in response to the up/down control signals. The integral signal component control signal and proportional signal component control signal are separate control signals. A voltage controlled oscillator generates an oscillating output signal having a frequency controlled by the integral signal component control signal and the proportional signal component control signal. A divider circuit performs a frequency division on the oscillating output signal to generate the feedback clock signal.

Patent Agency Ranking