利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

98 条记录 (耗时 0.031 秒)

    Arbitration for memory device with commands
    61.
    发明授权
    Arbitration for memory device with commands 有权
    带指令的内存设备仲裁

    公开(公告)号：US07697362B2

    公开(公告)日：2010-04-13

    申请号：US11521655

    申请日：2006-09-15

    申请人： Young-Min Lee ,  Sung-Jae Byun ,  Han-Gu Sohn ,  Gyoo-Cheol Hwang

    发明人： Young-Min Lee ,  Sung-Jae Byun ,  Han-Gu Sohn ,  Gyoo-Cheol Hwang

    IPC分类号： G11C8/00

    CPC分类号： G11C8/16 ,  G11C7/1075 ,  G11C11/406 ,  G11C11/40603 ,  G11C11/40611

    摘要： A plurality of masters arbitrate for access to a shared memory device, such as a SDRAM (synchronous dynamic random access memory), amongst themselves using software and arbitration interfaces. The masters generate additional commands upon arbitration, such as MRS and PALL commands, for prevention of collision of commands, refresh starvation, and/or a missing pre-charge operation in the shared memory device.

    摘要翻译： 多个主机在使用软件和仲裁接口之间仲裁以访问诸如SDRAM（同步动态随机存取存储器）之类的共享存储器设备。 主机在仲裁时产生附加命令，例如MRS和PALL命令，用于防止命令冲突，刷新饥饿和/或在共享存储器设备中缺少预充电操作。

    Memory System and Memory Management Method Including the Same
    62.
    发明申请
    Memory System and Memory Management Method Including the Same 有权
    内存系统和内存管理方法包括它

    公开(公告)号：US20090210691A1

    公开(公告)日：2009-08-20

    申请号：US12430722

    申请日：2009-04-27

    申请人： Jeon-Taek Im ,  Young-Min Lee ,  Han-Gu Sohn ,  Jin-Hyoung Kwon ,  Sung-Jae Byun ,  Yun-Tae Lee ,  Gyoo-Cheol Hwang

    发明人： Jeon-Taek Im ,  Young-Min Lee ,  Han-Gu Sohn ,  Jin-Hyoung Kwon ,  Sung-Jae Byun ,  Yun-Tae Lee ,  Gyoo-Cheol Hwang

    IPC分类号： G06F15/177

    CPC分类号： G06F12/0607 ,  G06F9/4405 ,  G06F9/445 ,  G06F12/0638 ,  G06F15/177 ,  G06F2212/2022 ,  G11C8/16

    摘要： A booting method of a digital processing having a first processor and a second processor is provided. An interface between the first processor and the outside is stopped. A second processor program code is transmitted to a second memory from a first memory. A second stage loader (SSL) for the first processor is transmitted to a buffer of the second processor from the first memory. A first processor program code is transmitted to the second memory from the first memory under the control of the second processor and an interface between the first processor and the outside is resumed. The first processor program code is downloaded fast into the second memory to decrease booting time of the digital processing system.

    摘要翻译： 提供了具有第一处理器和第二处理器的数字处理的启动方法。 第一处理器和外部之间的接口被停止。 第二处理器程序代码从第一存储器发送到第二存储器。 用于第一处理器的第二级装载器（SSL）从第一存储器发送到第二处理器的缓冲器。 第一处理器程序代码在第二处理器的控制下从第一存储器发送到第二存储器，并且恢复第一处理器和外部之间的接口。 第一处理器程序代码被快速下载到第二个存储器中以减少数字处理系统的引导时间。

    Full-Length Infectious Cdna Clone for Porcine Reproductive and Respiratory Syndrome Virus(Prrsv) and Uses Thereof
    64.
    发明申请
    Full-Length Infectious Cdna Clone for Porcine Reproductive and Respiratory Syndrome Virus(Prrsv) and Uses Thereof 审中-公开
    猪繁殖与呼吸综合征病毒（Prrsv）全长感染性Cdna克隆及其用途

    公开(公告)号：US20080131459A1

    公开(公告)日：2008-06-05

    申请号：US11571878

    申请日：2005-07-09

    申请人： Seung Han Lee ,  Young-Min Lee

    发明人： Seung Han Lee ,  Young-Min Lee

    IPC分类号： A61K39/12 ,  C07H21/02 ,  C12N15/00 ,  C12N5/06 ,  C12Q1/68 ,  A61K48/00 ,  C07H21/04 ,  C12N7/00

    CPC分类号： C07K14/005 ,  A61K2039/5256 ,  A61K2039/53 ,  C12N7/00 ,  C12N15/86 ,  C12N2770/10021 ,  C12N2770/10022 ,  C12N2770/10043 ,  C12N2800/204 ,  C12N2840/203

    摘要： The present invention relates to a novel full-length infectious cDNA clone for Porcine Reproductive and Respiratory Syndrome Virus (PRRSV), derivatives therefrom and uses thereof Particularly, the present invention relates to a full-length PRRSV genomic RNA represented by SEQ. ID. No 27 and the genetically stable full-length infectious PRRSV cDNA clone thereof. The PRRSV genomic RNA and infectious PRRSV cDNA clone of the present invention can be used not only for the identification of the PRRSV viral genes, but also for the molecular biological studies including viral replication, transcription and translation. Moreover, it can also be applied to the development of the therapeutic agents, vaccines, diagnostic reagents and diagnostic devices for porcine reproductive and respiratory syndrome and can be used as a novel expression vector for a variety of heterologous genes of interest.

    摘要翻译： 本发明涉及一种用于猪繁殖与呼吸综合征病毒（PRRSV）的新型全长感染性cDNA克隆及其衍生物及其用途。特别地，本发明涉及SEQ ID NO：1所示的全长PRRSV基因组RNA。 ID。 27号和遗传稳定的全长感染性PRRSV cDNA克隆。 本发明的PRRSV基因组RNA和感染性PRRSV cDNA克隆不仅可用于鉴定PRRSV病毒基因，而且可用于分子生物学研究，包括病毒复制，转录和翻译。 此外，它还可以用于开发用于猪繁殖和呼吸综合征的治疗剂，疫苗，诊断试剂和诊断装置，并且可以用作各种感兴趣的异源基因的新型表达载体。

    Arbitration scheme for shared memory device
    65.
    发明申请
    Arbitration scheme for shared memory device 有权
    共享存储设备仲裁方案

    公开(公告)号：US20070079038A1

    公开(公告)日：2007-04-05

    申请号：US11480704

    申请日：2006-07-03

    申请人： Young-Min Lee

    发明人： Young-Min Lee

    IPC分类号： G06F13/14

    CPC分类号： G11C7/1072 ,  G11C7/1075 ,  G11C11/4096

    摘要： For arbitrating access to a shared memory device among a plurality of masters, a master generates a request for access signal that is sent to the arbitrator concurrently with an indispensable command such as an auto-refresh command that is generated in series. The arbitrator generates an acknowledge signal sent to the master for indicating approval or rejection for access. Existing pins of the master are used for transmission of such arbitration signals.

    摘要翻译： 为了对多个主机之间对共享存储器件的访问进行仲裁，主机通过不可缺少的命令（例如，串行生成的自动刷新命令）同时发送到仲裁器的访问信号请求。 仲裁员生成一个发送给主机的确认信号，用于指示访问的批准或拒绝。 主机的现有引脚用于传输这种仲裁信号。

    Integrated circuit devices, methods, and computer program products for monitoring a bus
    66.
    发明申请
    Integrated circuit devices, methods, and computer program products for monitoring a bus 审中-公开
    用于监控总线的集成电路设备，方法和计算机程序产品

    公开(公告)号：US20070038790A1

    公开(公告)日：2007-02-15

    申请号：US11498611

    申请日：2006-08-03

    申请人： Young-Min Lee

    发明人： Young-Min Lee

    IPC分类号： G06F13/36

    CPC分类号： G06F11/221

    摘要： An integrated circuit device is comprised of a bus, at least two master units connected with the bus, and a monitoring circuit configured to monitor transactions between the master units through the bus and store transaction information into a programmable device-embedded memory during SOC design.

    摘要翻译： 集成电路装置包括总线，与总线连接的至少两个主单元，以及监视电路，被配置为通过总线监视主单元之间的交易，并且在SOC设计期间将交易信息存储到可编程设备嵌入式存储器中。

    Apparatus and method for providing a fail-safe in a head lamp apparatus
    68.
    发明授权
    Apparatus and method for providing a fail-safe in a head lamp apparatus 有权
    在头灯装置中提供故障保护装置和方法

    公开(公告)号：US08308327B2

    公开(公告)日：2012-11-13

    申请号：US12647735

    申请日：2009-12-28

    申请人： Young-Min Lee ,  Sang-Kook Kang ,  Sun-Kyoung Park

    发明人： Young-Min Lee ,  Sang-Kook Kang ,  Sun-Kyoung Park

    IPC分类号： B60Q1/04 ,  F21V7/00

    CPC分类号： B60Q1/076 ,  B60Q1/0023 ,  B60Q11/00 ,  B60Q2200/38 ,  F21S41/17 ,  F21S41/698

    摘要： Provided is an apparatus and method for providing a fail-safe in a head lamp apparatus. In one aspect of the present invention, an apparatus for providing a fail-safe in a head lamp apparatus includes an apparatus for providing a fail-safe in a head lamp apparatus includes an optical module generating a plurality of beam patterns using a predetermined shield, a shield driving unit driving the shield in the optical module, a module driving unit controlling an irradiation angle of the optical module in leftward and rightward directions, a leveling driving unit controlling the irradiation angle of the optical module in upward and downward directions, and a controller controlling the shield driving unit, the module driving unit, and the leveling driving unit, wherein when a fail occurs to one of the shield driving unit, the module driving unit, and the leveling driving unit, the controller controls at least one driving unit which is normally operating to adjust the beam pattern or the beam irradiation angle of the optical module.

    摘要翻译： 提供一种用于在前照灯装置中提供故障保护的装置和方法。 在本发明的一个方面中，一种用于在前照灯装置中提供故障保护的装置包括用于在前照灯装置中提供故障保护的装置，包括使用预定屏蔽产生多个光束图案的光学模块， 驱动所述光学模块中的屏蔽的屏蔽驱动单元，控制所述光学模块在左右方向的照射角度的模块驱动单元，调整所述光学模块在上下方向的照射角度的调平驱动单元，以及 控制屏蔽驱动单元，模块驱动单元和调平驱动单元的控制器，其中当屏蔽驱动单元，模块驱动单元和调平驱动单元之一发生故障时，控制器控制至少一个驱动单元 其通常操作以调节光学模块的光束图案或光束照射角度。

    Multiprocessor system and method thereof
    70.
    发明申请
    Multiprocessor system and method thereof 审中-公开

    公开(公告)号：US20110107006A1

    公开(公告)日：2011-05-05

    申请号：US12929222

    申请日：2011-01-10

    申请人： Yun-Hee Shin ,  Han-Gu Sohn ,  Young-Min Lee ,  Ho-Cheol Lee ,  Soo-Young Kim ,  Dong-Hyuk Lee ,  Chang-Ho Lee

    发明人： Yun-Hee Shin ,  Han-Gu Sohn ,  Young-Min Lee ,  Ho-Cheol Lee ,  Soo-Young Kim ,  Dong-Hyuk Lee ,  Chang-Ho Lee

    IPC分类号： G06F12/00

    CPC分类号： G06F12/02

    摘要： A multiprocessor system and method thereof are provided. The example multiprocessor system may include first and second processors, a dynamic random access memory having a memory cell array, the memory cell array including a first memory bank coupled to the first processor through a first port, second and fourth memory banks coupled to the second processor through a second port, and a third memory bank shared and connected with the first and second processors through the first and second ports, and a bank address assigning unit for assigning bank addresses to select individually the first and second memory banks, as the same bank address through the first and second ports, so that starting addresses for the first and second memory banks become equal in booting, and assigning bank addresses to select the third memory bank, as different bank addresses through the first and second ports, and assigning, through the second port, bank addresses to select the fourth memory bank, as the same bank address as a bank address to select the third memory bank through the first port.