摘要:
Methods and apparatuses for targeting the delivery of advertisements over a network such as the Internet are disclosed. Statistics are compiled on individual users and networks and the use of the advertisements is tracked to permit targeting of the advertisements of individual users. In response to requests from affiliated sites, an advertising server transmits to people accessing the page of a site an appropriate one of the advertisement based upon profiling of users and networks.
摘要:
Methods and apparatuses for targeting the delivery of advertisements over a network such as the Internet are disclosed. Statistics are compiled on individual users and networks and the use of the advertisements is tracked to permit targeting of the advertisements of individual users. In response to requests from affiliated sites, an advertising server transmits to people accessing the page of a site an appropriate one of the advertisement based upon profiling of users and networks.
摘要:
A field effect transistor inverter-level shifter circuit which accepts TTL input level signals and generates MOS output level signals consists of the series combination of a load device, an enhancement mode transistor, and a depletion mode transistor. The gates of the enhancement and depletion mode transistors are connected to an input terminal. The source of the enhancement transistor is connected to the drain of the depletion transistor. The depletion transistor acts to control the potential of the source of the enhancement transistor so as to allow it to tolerate worse case TTL input potential "0" levels while not becoming more than only weakly biased on.
摘要:
The present invention is concerned with compounds of formula (I) ##STR1## wherein m is 0 or 1;W is hydrogen, a C.sub.1-16 straight, branched, or cyclic alkyl group, or a C.sub.2-16 straight, branched, or cyclic alkenyl or alkynyl group, orPh(CH.sub.2).sub.n -- where Ph is phenyl and n is an integer of from 0 to 2, the phenyl group being optionally substituted by one or more atoms or groups independently selected from halogen, hydroxy, nitro, C.sub.1-4 alkoxy and C.sub.1-4 alkyl wherein one or more of the hydrogen atoms in said alkyl group is optionally replaced by halogen, orR.sup.1 NHCO-- where R.sup.1 is hydrogen or a C.sub.1-6 alkyl group, orR.sup.2 CONH-- where R.sup.2 is hydrogen or a C.sub.1-6 alkyl group; ##STR2## Y is --(CH.sub.2).sub.q, where q is an integer of from 1 to 3, or --CH.dbd.CH-- (E or Z);Z is a C.sub.1-6 alkyl group optionally substituted by one or more independently selected polar groups; andring A is optionally substituted by one or more atoms or groups independently selected from halogen, hydroxy, nitro, C.sub.1-4 alkoxy and C.sub.1-4 alkyl wherein one or more of the hydrogen atoms in said alkyl group is optionally replaced by halogen;provided said compound of formula (I) is not N-{2-[(4-methyl-phenyl)methyl]phenyl}acetamide or .alpha.-(p-tolyl)-o-cresol carbanilate; and salts, solvates and physiologically functional derivatives thereof, processes for the preparation of these compounds, pharmaceutical formulations containing them and their use in medicine.
摘要:
A dual port memory is implemented in complementary (e.g., CMOS) technology so as to allow simultaneous uncontested read operations to the same memory cell. This is achieved by accessing one node of a bistable static cell through a n-channel and a p-channel access transistor. The opposite node is typically left unconnected to external access means. This technique also reduces the area required to implement the memory cell as compared to prior art NMOS techniques. If desired, an arbitration circuit can be included to arbitrate between simultaneous read/read or read/write operations on the same cell from the two ports.
摘要:
A static bipolar random access memory employs a novel layout for high packing density. Each cell uses a cross-coupled pair of NPN vertical transistors as drivers merged with a pair of PNP lateral transistors as loads, Schottky diode coupling to the input/output lines and Schottky diode clamping of the internal nodes. The PNP transistors are also partially merged between cells to conserve space. OXIL technology is used to achieve high gain vertical transistors and to provide dielectric isolation.
摘要:
The present invention is concerned with compounds of formula (I) ##STR1## wherein m is 0 or 1;W is hydrogen, a C.sub.1-16 straight, branched, or cyclic alkyl group, or a C.sub.2-16 straight, branched, or cyclic alkenyl or alkynyl group, or Ph(CH.sub.2).sub.n -- where Ph is phenyl and n is an integer of from 0 to 2, the phenyl group being optionally substituted by one or more atoms or groups independently selected from halogen, hydroxy, nitro, C.sub.1-4 alkoxy and C.sub.1-4 alkyl wherein one or more of the hydrogen atoms in said alkyl group is optionally replaced by halogen, or R.sup.1 NHCO-- where R.sup.1 is hydrogen or a C.sub.1-6 alkyl group, or R.sup.2 CONH-- where R.sup.2 is hydrogen or a C.sub.1-6 alkyl group; X is ##STR2## where A is halogen; Y is --(CH.sub.2).sub.q, where q is an integer of from 1 to 3, or --CH.dbd.CH-- (E or Z);Z is a C.sub.1-6 alkyl group optionally substituted by one or more independently selected polar groups; andring A is optionally substituted by one or more atoms or groups independently selected from halogen, hydroxy, nitro, C.sub.1-4 alkoxy and C.sub.1-4 alkyl wherein one or more of the hydrogen atoms in said alkyl group is optionally replaced by halogen.
摘要:
A static noninverting driver circuit is used with a standard static address-row-decoder circuit in order to provide capacitance load drive capability and relatively high-speed operation. The driver circuit uses n-channel enhancement and depletion mode field effect transistors and a feedback bootstrap capacitor to achieve low power-high speed operation with a full VDD output high level.
摘要:
Each memory cell in an SRAM array contains an auxiliary reading transistor connected across one of the transistors in each cell. A row read line controls the ON-OFF condition of this auxiliary reading transistor. In addition, each cell has two access transistors for connecting the cell to complementary column bit lines The ON-OFF condition of both of these access transistors is controlled by a row write line. Each cell has two power nodes, one connected to a power source such as VDD and the other connected to a column detector line that terminates in a current sensor. The state of the memory cell is sensed by this current sensor. In one embodiment, the power line that brings the voltage VDD to the cells is a column line; in another embodiment, it is a row line. Thus there are a total of four column lines and two row lines in the one embodiment, and a total of three column lines and three row lines in the other embodiment.
摘要:
A first in, first out memory (FIFO) includes a multi-port memory array, which is accessed for read/write operations by activating a selected read or write word line. The read word line is controlled by a read shift register, and the write word line is controlled by a write shift register. In order to generate "full" and "empty" flags, the voltage state of read and write word lines are determined in "match circuits", which compare the locations of the read and write pointers. This eliminates the use of counters, and allows the shift registers and word line match circuits to be an integral part of a single-block regular structure. Furthermore, it allows the FIFO to be readily expanded to multiple numbers of words and bits per word.