-
公开(公告)号:US10664410B2
公开(公告)日:2020-05-26
申请号:US15735163
申请日:2015-06-18
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Derek Alan Sherlock , Russ W Herrell
IPC: G06F12/00 , G06F12/1045 , G06F12/14 , G06F12/1027 , G06F13/16 , G06F9/50 , G06F21/62 , G06F9/30
Abstract: In example implementations, mapping fields and respective operation fields may be stored in a translation lookaside buffer (TLB) of a central processing unit (CPU) that is communicatively coupled to a storage volume. The operation fields may be populated based on processes, running on the CPU, corresponding to the respective mapping fields. In response to a storage volume access request generated by one of the processes, and based on contents of one of the mapping fields that matches the storage volume access request, a memory address corresponding to a memory location in the storage volume may be identified. A translated address based on the identified memory address, and contents of the respective operation field, may be transmitted to a media controller communicatively coupled to the CPU and the storage volume.
-
公开(公告)号:US20190035709A1
公开(公告)日:2019-01-31
申请号:US16072971
申请日:2016-01-26
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre
IPC: H01L23/367 , H01L23/473 , H01L23/467 , H05K1/18
Abstract: An example electronic device includes at least two electronic modules. Each electronic module includes a printed circuit board, heat generating components, and a heat spreader. The heat generating components are disposed on first and second surfaces of the printed circuit board. The heat spreader is disposed on the heat generating components opposite the printed circuit board. The heat spreader includes a base and fins extending from the base. The fins on a first side of a first of the at least two electronic modules extend toward a second of the at least two electronic modules. Fins on a second side of the second of the at least two electronic modules extend toward the first of the at least two electronic modules to interdigitate and share volumetric space between the printed circuit boards of the first and second of the at least two electronic modules.
-
公开(公告)号:US10802936B2
公开(公告)日:2020-10-13
申请号:US15759547
申请日:2015-09-14
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Ryan Akkerman , Joseph F Orth
Abstract: In one example a system includes a memory, and at least one memory controller to: detect a failed first memory location of the memory, remap the failed first location of the memory to a spare second location of the memory based on a pointer stored at the failed first memory location, and wear-level the memory. To wear-level the memory, the memory controller may copy data from the spare second location of the memory to a third location of the memory, and keep the pointer in the failed first memory location.
-
公开(公告)号:US11733932B2
公开(公告)日:2023-08-22
申请号:US14912681
申请日:2013-09-27
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Andrew R Wheeler
IPC: G06F3/06 , G06F12/121 , G06F12/1045 , G06F12/08 , G06F12/0802 , G06F12/1009 , G06F12/12
CPC classification number: G06F3/0685 , G06F3/065 , G06F3/0619 , G06F12/08 , G06F12/0802 , G06F12/1054 , G06F12/121 , G06F12/1009 , G06F12/12 , G06F2212/1021 , G06F2212/222 , G06F2212/60
Abstract: Example implementations relate to managing data on a memory module. Data may be transferred between a first NVM and a second NVM on a memory module. The second NVM may have a higher memory capacity and a longer access latency than the first NVM. A mapping between a first address and a second address may be stored in an NVM on the memory module. The first address may refer to a location at which data is stored in the first NVM. The second address may refer to a location, in the second NVM, from which the data was copied.
-
5.
公开(公告)号:US10817361B2
公开(公告)日:2020-10-27
申请号:US15973527
申请日:2018-05-07
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Dale C Morris , Russ W Herrell , Blaine D Gaither
Abstract: A technique includes receiving an alert indicator in a distributed computer system that includes a plurality of computing nodes coupled together by cluster interconnection fabric. The alert indicator indicates detection of a fault in a first computing node of the plurality of computing nodes. The technique indicates regulating communication between the first computing node and at least one of the other computing nodes in response to the alert indicator to contain error propagation due to the fault within the first computing node.
-
公开(公告)号:US20180336034A1
公开(公告)日:2018-11-22
申请号:US15597757
申请日:2017-05-17
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Craig Warner , Qiong Cai , Paolo Faraboschi , Gregg B Lesartre
IPC: G06F9/30 , G06F12/0804 , G06F12/0875 , G06F15/78 , G06F12/128
CPC classification number: G06F9/30185 , G06F9/3004 , G06F9/30043 , G06F9/30047 , G06F9/30076 , G06F9/30181 , G06F12/0804 , G06F12/0875 , G06F12/128 , G06F15/7825 , G06F2212/452 , G06F2212/60 , G06F2212/69
Abstract: In one example in accordance with the present disclosure, a compute engine block may comprise a data port connecting a processing core to a data cache, wherein the data port receives requests for accessing a memory and a data communication pathway to enable servicing of data requests of the memory. The processing core may be configured to identify a value in a predetermined address range of a first data request and adjust the bit size of a load instruction used by the processing core when a first value is identified.
-
公开(公告)号:US20180204617A1
公开(公告)日:2018-07-19
申请号:US15744056
申请日:2015-07-14
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre
IPC: G11C13/00
CPC classification number: G11C13/0069 , G11C13/0004 , G11C13/0007 , G11C13/0023 , G11C13/004 , G11C13/0064 , G11C2013/0045 , G11C2013/0076 , G11C2013/0078 , G11C2013/009 , G11C2013/0092 , G11C2213/15 , G11C2213/77
Abstract: Example implementations relate to writing a desired memory value to a target memory element in a cross-point array of memory elements. For example, a desired memory value for the target memory element may be received, and a sneak current measurement for the target memory element may be received. A first write strength for writing the desired memory value to the target memory element may be determined based on the sneak current measurement.
-
公开(公告)号:US20160202936A1
公开(公告)日:2016-07-14
申请号:US14912681
申请日:2013-09-27
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Andrew R Wheeler
CPC classification number: G06F3/0685 , G06F3/0619 , G06F3/065 , G06F12/08 , G06F12/0802 , G06F12/1009 , G06F12/1054 , G06F12/12 , G06F12/121 , G06F2212/1021 , G06F2212/222 , G06F2212/60
Abstract: Example implementations relate to managing data on a memory module. Data may be transferred between a first NVM and a second NVM on a memory module. The second NVM may have a higher memory capacity and a longer access latency than the first NVM. A mapping between a first address and a second address may be stored in an NVM on the memory module. The first address may refer to a location at which data is stored in the first NVM. The second address may refer to a location, in the second NVM, from which the data was copied.
Abstract translation: 示例实现涉及管理存储器模块上的数据。 数据可以在存储器模块上的第一NVM和第二NVM之间传送。 第二NVM可能具有比第一NVM更高的存储容量和更长的访问延迟。 第一地址和第二地址之间的映射可以存储在存储器模块上的NVM中。 第一地址可以指数据存储在第一NVM中的位置。 第二地址可以指代数据被复制的第二NVM中的位置。
-
公开(公告)号:US11126372B2
公开(公告)日:2021-09-21
申请号:US16680254
申请日:2019-11-11
Applicant: Hewlett Packard Enterprise Development LP
Inventor: Russ W. Herrell , Gary Gostin , Gregg B Lesartre , Dale C. Morris
IPC: G06F3/06
Abstract: A computing system is disclosed herein. The computing system includes a computing node and a remote memory node coupled to the computing node via a system fabric. The computing node includes a plurality of processors and a master memory controller. The master memory controller is external to the plurality of processors. The master memory controller routes requests corresponding to requests from the plurality of processors across the system fabric to the remote memory node and returns a response.
-
公开(公告)号:US10671291B2
公开(公告)日:2020-06-02
申请号:US15770753
申请日:2015-11-17
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Gregg B Lesartre , Martin Foltin
Abstract: Example implementations relate to memory read requests. For example, an implementation may include tracking progress of an iterative write sequence to write data to a memory element of a memory module. A received read request is detected to be addressed to a memory bank that includes the memory element undergoing the iterative write sequence. Based on the tracked progress, a time is determined to interrupt the iterative write sequence with insertion of the read request. The time aligns between operations of the iterative write sequence and data is returned within a predetermined read latency.
-
-
-
-
-
-
-
-
-