RATE SCALABLE CONNECTOR FOR HIGH BANDWIDTH CONSUMER APPLICATIONS
    3.
    发明申请
    RATE SCALABLE CONNECTOR FOR HIGH BANDWIDTH CONSUMER APPLICATIONS 有权
    用于高带宽消费者应用的速率可调连接器

    公开(公告)号:US20140357128A1

    公开(公告)日:2014-12-04

    申请号:US13997096

    申请日:2011-12-14

    IPC分类号: H01R13/66 H01R24/62

    摘要: Methods and systems may include an input/output (IO) interface that has an integrated buffer, a housing and a substrate disposed within the housing. The substrate may include a first side, a second side and a connection edge. The integrated buffer can be coupled to at least one of the first side and the second side of the substrate. A plurality of rows of contacts may be coupled to the first side of the substrate. Each row of contacts can be stacked substantially parallel to the connection edge. The substrate may have power outputs coupled thereto and the integrated buffer can include a voltage regulator that has a supply output coupled to the power outputs.

    摘要翻译: 方法和系统可以包括具有集成缓冲器的输入/输出(IO)接口,壳体和设置在壳体内的基板。 衬底可以包括第一侧,第二侧和连接边缘。 集成缓冲器可以耦合到衬底的第一侧和第二侧中的至少一个。 多个触点列可以耦合到衬底的第一侧。 每排触点可以基本上平行于连接边缘堆叠。 衬底可以具有耦合到其上的功率输出,并且集成缓冲器可以包括具有耦合到功率输出的电源输出的电压调节器。

    INTERCHANGEABLE POWER AND SIGNAL CONTACTS FOR IO CONNECTORS
    4.
    发明申请
    INTERCHANGEABLE POWER AND SIGNAL CONTACTS FOR IO CONNECTORS 审中-公开
    IO连接器的可互换电源和信号触点

    公开(公告)号:US20140197696A1

    公开(公告)日:2014-07-17

    申请号:US13995594

    申请日:2011-10-17

    IPC分类号: H01R13/66 H01H9/54

    摘要: Systems and methods of interconnecting devices may include an input/output (IO) connector assembly having a voltage regulator, one or more signaling circuits, a first set of contacts, a second set of contacts connected to the one or more signaling circuits, and logic to receive a configuration command. The logic may also connect the first set of contacts to the voltage regulator if the configuration command corresponds to a first protocol. If the configuration command corresponds to a second protocol, on the other hand, the logic can connect the first set of contacts to the one or more signaling circuits.

    摘要翻译: 互连设备的系统和方法可以包括具有电压调节器,一个或多个信令电路,第一组触点,连接到一个或多个信号电路的第二组触点和逻辑电路的输入/输出(IO)连接器组件 接收配置命令。 如果配置命令对应于第一协议,逻辑还可以将第一组触点连接到电压调节器。 如果配置命令对应于第二协议,另一方面,逻辑可以将第一组联系人连接到一个或多个信令电路。

    IN-SITU JITTER TOLERANCE TESTING FOR SERIAL INPUT OUTPUT
    5.
    发明申请
    IN-SITU JITTER TOLERANCE TESTING FOR SERIAL INPUT OUTPUT 有权
    用于串行输入输出的IN-SITU JITTER耐力测试

    公开(公告)号:US20090310728A1

    公开(公告)日:2009-12-17

    申请号:US12139835

    申请日:2008-06-16

    IPC分类号: H04L7/00

    CPC分类号: G01R31/31708 H04L7/033

    摘要: According to some embodiments, a method and apparatus are provided to generate a sine wave via a jitter modulator to modulate a control voltage of a clock source. The jitter modulator is in-situ on a die. The sine wave is received at a clock and data recovery circuit comprising the clock source. The clock and data recovery circuit is in-situ on the die.

    摘要翻译: 根据一些实施例,提供了一种方法和装置,用于经由抖动调制器产生正弦波,以调制时钟源的控制电压。 抖动调制器在芯片上原位置。 在包括时钟源的时钟和数据恢复电路中接收正弦波。 时钟和数据恢复电路就位于芯片上。

    Adaptive equalization using a conditional update sign-sign least mean square algorithm
    6.
    发明授权
    Adaptive equalization using a conditional update sign-sign least mean square algorithm 有权
    使用条件更新符号最小均方算法进行自适应均衡

    公开(公告)号:US07289557B2

    公开(公告)日:2007-10-30

    申请号:US10660228

    申请日:2003-09-10

    IPC分类号: H03D3/22 H04L27/22

    摘要: An adaptive equalizer finite impulse response (FIR) filter for high-speed communication channels with modest complexity, where the filter is iteratively updated during a training sequence by a circuit performing the update: h(t+1)= h(t)+μ[sgn{d(t)}−sgn{z(t)−Kd(t)}]sgn{ x(t)}, where h(t) is the filter vector representing the filter taps of the FIR filter, x(t) is the data vector representing present and past samples of the received data x(t), d(t) is the desired data used for training, z(t) is the output of the FIR filter, μ determines the memory or window size of the adaptation, and K is a scale factor taking into account practical limitations of the communication channel, receiver, and equalizer. Furthermore, a procedure and circuit structure is provided for calibrating the scale factor K.

    摘要翻译: 用于具有适度复杂度的高速通信信道的自适应均衡器有限脉冲响应(FIR)滤波器,其中通过执行更新的电路在训练序列期间迭代地更新滤波器:<?in-line-formula description =“In-line 公式“end =”lead“?> h(t + 1)= h(t)+ mu [sgn {d(t)} - t)-Kd(t)}] sgn { x(t)},<?in-line-formula description =“In-line Formulas”end =“tail”?> OSTYLE =“SINGLE”> h(t)是表示FIR滤波器的滤波器抽头的滤波器向量,x(t)是表示接收数据的当前和过去采样的数据x(t) t),d(t)是用于训练的期望数据,z(t)是FIR滤波器的输出,mu决定适配的存储器或窗口大小,K是考虑到实际限制的比例因子 通信信道,接收机和均衡器。 此外,提供了用于校准比例因子K的过程和电路结构。

    Simultaneous transmission and reception of signals in different frequency bands over a bus line
    8.
    发明授权
    Simultaneous transmission and reception of signals in different frequency bands over a bus line 有权
    在总线上同时发送和接收不同频段的信号

    公开(公告)号:US07177288B2

    公开(公告)日:2007-02-13

    申请号:US09998008

    申请日:2001-11-28

    IPC分类号: H04L5/14

    CPC分类号: H04L5/1423

    摘要: A device includes a bus, a first transmitter connected to the bus and configured to transmit a first signal over the bus in a first frequency band, a second transmitter connected to the bus and configured to transmit a second signal over the bus in a second frequency band at the same time that the first transmitter is transmitting the first signal, a first receiver connected to the bus and configured to receive the first signal transmitted over the bus in the first frequency band, and a second receiver connected to the bus and configured to receive the second signal transmitted over the bus in the second frequency band. The first frequency band and the second frequency band occupy different portions of the frequency spectrum.

    摘要翻译: 一种设备包括总线,连接到总线的第一发射机,并且被配置为在第一频带中通过总线传输第一信号,第二发射器连接到总线并且被配置为以第二频率通过总线发送第二信号 与第一发射机正在发送第一信号的同时,连接到总线并被配置为接收通过总线在第一频带中发送的第一信号的第一接收机和连接到总线的第二接收机,并且被配置为 接收在第二频带中通过总线发送的第二信号。 第一频带和第二频带占据频谱的不同部分。