-
公开(公告)号:US12046658B2
公开(公告)日:2024-07-23
申请号:US16509204
申请日:2019-07-11
Applicant: Micron Technology, Inc.
Inventor: An-Jen B. Cheng , Brenda D. Kraus , Sanket S. Kelkar , Matthew N. Rocklein , Christopher W. Petz , Richard Beeler , Dojun Kim
CPC classification number: H01L29/517 , H01G4/018 , H01L21/02156 , H01L21/02178 , H01L21/0228 , H01L21/28194 , H10B12/30 , H01G4/005 , H01L21/02164 , H01L21/02194
Abstract: Apparatuses, methods, and systems related to electrode formation are described. A first portion of a top electrode is formed over a dielectric material of a storage node. A metal oxide is formed over the first portion of the electrode. A second portion of the electrode is formed over the metal oxide.
-
公开(公告)号:US20230062092A1
公开(公告)日:2023-03-02
申请号:US17460984
申请日:2021-08-30
Applicant: Micron Technology, Inc.
Inventor: Hyuck Soo Yang , Sau Ha Cheung , Richard Beeler , Ping Chieh Chiang , Hyoung Lee , Jaydip Guha , Soichi Sugiura
IPC: H01L27/108 , H01L29/51
Abstract: A recessed access device comprises a conductive gate in a trench in semiconductor material. A gate insulator extends along sidewalls and around a bottom of the conductive gate between the conductive gate and the semiconductor material. A pair of source/drain regions are in upper portions of the semiconductor material on opposing lateral sides of the trench. A channel region in the semiconductor material below the pair of source/drain regions extends along sidewalls and around a bottom of the trench. The gate insulator comprises a low-k material and a high-k material. The low-k material is characterized by its dielectric constant k being no greater than 4.0. The high-k material is both (a) and (b), where: (a): characterized by its dielectric constant k being greater than 4.0; and (b): comprising SixMyO, where “M” is one or more of Al, metal(s) from Group 2, Group 3, Group 4, Group 5, and the lanthanide series of the periodic table; “x” is 0.999 to 0.6; and “y” is 0.001 to 0.4; the SixMyO being above the low-k material. Other embodiments, including method, are disclosed.
-
公开(公告)号:US20220344451A1
公开(公告)日:2022-10-27
申请号:US17236865
申请日:2021-04-21
Applicant: Micron Technology, Inc.
Inventor: Richard Beeler , Matthew N. Rocklein , Timothy A. Quick , An-Jen B. Cheng , Sumeet C. Pandey
IPC: H01L49/02 , H01L27/108
Abstract: Some embodiments include dielectric material having a first region containing HfO and having a second region containing ZrO, where the chemical formulas indicate primary constituents rather than specific stoichiometries. The first region contains substantially no Zr, and the second region contains substantially no Hf. Some embodiments include capacitors having a first electrode, a second electrode, and a dielectric material between the first and second electrodes. The dielectric material includes one or more first regions and one or more second regions. The first region(s) contain(s) Hf and substantially no Zr. The second region(s) contain(s) Zr and substantially no Hf. Some embodiments include memory arrays.
-
4.
公开(公告)号:US20230397406A1
公开(公告)日:2023-12-07
申请号:US17848107
申请日:2022-06-23
Applicant: Micron Technology, Inc
Inventor: Sau Ha Cheung , Soichi Sugiura , Jaydip Guha , Anthony J. Kanago , Richard Beeler
IPC: H01L27/108
CPC classification number: H01L27/10823 , H01L27/10876
Abstract: Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes a recess formed in a semiconductor material; a dielectric structure formed in the recess; and a control gate for a transistor of a memory cell, the control gate including a first conductive portion formed in the recess and separated from the semiconductor material by a first portion of the dielectric structure, the first dielectric portion including a first dielectric material between the semiconductor material and the second dielectric material, and a second dielectric material between the first dielectric material and the first conductive portion; and the control gate including the second conductive portion formed over the first conductive portion and separated from the semiconductor material by a second portion of the dielectric structure between the semiconductor material and second conductive portion.
-
公开(公告)号:US20230063549A1
公开(公告)日:2023-03-02
申请号:US17411643
申请日:2021-08-25
Applicant: Micron Technology, Inc.
Inventor: Sau Ha Cheung , Soichi Sugiura , Jaydip Guha , Anthony Kanago , Richard Beeler
IPC: H01L29/423 , H01L27/108 , H01L29/51 , H01L29/40
Abstract: A method of forming a recessed access device comprises forming a trench in semiconductor material. Sidewalls and a bottom of the trench are lined with low-k gate-insulator material. The low-k gate-insulator material is characterized by its dielectric constant k being no greater than 4.0. Sacrificial material is formed in a bottom portion of the trench over the low-k gate-insulator material and over the trench bottom. A high-k gate-insulator material is formed in an upper portion of the trench above the sacrificial material and laterally-inward of the low-k gate-insulator material that is in the upper portion of the trench. The high-k gate-insulator material is characterized by its dielectric constant k being greater than 4.0. The sacrificial material is replaced with a conductive gate that has its top above a bottom of the high-k gate-insulator material. A pair of source/drain regions is formed in upper portions of the semiconductor material on opposing lateral sides of the trench. A channel region is in the semiconductor material below the pair of source/drain regions and extends along the trench sidewalls and around the trench bottom. Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US20240431095A1
公开(公告)日:2024-12-26
申请号:US18733586
申请日:2024-06-04
Applicant: Micron Technology, Inc.
Inventor: Yoshitaka Nakamura , Ashwin Panday , Iche Huang , Richard Beeler , Dojun Kim , Lane T. Cunningham , Adriel Jebin Jacob Jebaraj , Scott E. Sills
IPC: H10B12/00
Abstract: Methods, apparatuses, and systems related to a three-dimensional semiconductor device having a doped liner at least disposed between a capacitor and an access device. The doped liner may be configured to provide dopants that diffuse into a semiconductor path of the access device and improve an electrical connection between the access device and the capacitor.
-
公开(公告)号:US12062688B2
公开(公告)日:2024-08-13
申请号:US17236865
申请日:2021-04-21
Applicant: Micron Technology, Inc.
Inventor: Richard Beeler , Matthew N. Rocklein , Timothy A. Quick , An-Jen B. Cheng , Sumeet C. Pandey
Abstract: Some embodiments include dielectric material having a first region containing HfO and having a second region containing ZrO, where the chemical formulas indicate primary constituents rather than specific stoichiometries. The first region contains substantially no Zr, and the second region contains substantially no Hf. Some embodiments include capacitors having a first electrode, a second electrode, and a dielectric material between the first and second electrodes. The dielectric material includes one or more first regions and one or more second regions. The first region(s) contain(s) Hf and substantially no Zr. The second region(s) contain(s) Zr and substantially no Hf. Some embodiments include memory arrays.
-
公开(公告)号:US11929411B2
公开(公告)日:2024-03-12
申请号:US17411643
申请日:2021-08-25
Applicant: Micron Technology, Inc.
Inventor: Sau Ha Cheung , Soichi Sugiura , Jaydip Guha , Anthony Kanago , Richard Beeler
IPC: H01L29/423 , H01L29/40 , H01L29/51 , H10B12/00
CPC classification number: H01L29/4236 , H01L29/401 , H01L29/42368 , H01L29/512 , H10B12/053 , H10B12/34
Abstract: A method of forming a recessed access device comprises forming a trench in semiconductor material. Sidewalls and a bottom of the trench are lined with low-k gate-insulator material. The low-k gate-insulator material is characterized by its dielectric constant k being no greater than 4.0. Sacrificial material is formed in a bottom portion of the trench over the low-k gate-insulator material and over the trench bottom. A high-k gate-insulator material is formed in an upper portion of the trench above the sacrificial material and laterally-inward of the low-k gate-insulator material that is in the upper portion of the trench. The high-k gate-insulator material is characterized by its dielectric constant k being greater than 4.0. The sacrificial material is replaced with a conductive gate that has its top above a bottom of the high-k gate-insulator material. A pair of source/drain regions is formed in upper portions of the semiconductor material on opposing lateral sides of the trench. A channel region is in the semiconductor material below the pair of source/drain regions and extends along the trench sidewalls and around the trench bottom. Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US20240332015A1
公开(公告)日:2024-10-03
申请号:US18427756
申请日:2024-01-30
Applicant: Micron Technology, Inc.
Inventor: Protyush Sahu , Mikhail A. Treger , Yi Fang Lee , Jay S. Brown , Shuai Jia , Jaidah Mohan , Silvia Borsari , Richard Beeler , Jeffery B. Hull , Prashant Raghu
IPC: H01L21/02 , H01L21/4763 , H10B12/00
CPC classification number: H01L21/02592 , H01L21/02598 , H01L21/47635 , H10B12/02
Abstract: A method of forming an apparatus comprises forming a crystalline semiconductor material comprising one or more of a monocrystalline material and a nanocrystalline material adjacent to active areas of memory cells, forming an amorphous material within portions of the crystalline semiconductor material, forming a metal material comprising one or more of chlorine atoms and nitrogen atoms over the amorphous material, converting a portion of the amorphous material and the metal material to form a metal silicide material adjacent to the crystalline semiconductor material, forming cell contacts over the metal silicide material, and forming a storage node adjacent to the cell contacts. Additional methods and apparatus are also disclosed.
-
公开(公告)号:US20210013318A1
公开(公告)日:2021-01-14
申请号:US16509204
申请日:2019-07-11
Applicant: Micron Technology, Inc.
Inventor: An-Jen B. Cheng , Brenda D. Kraus , Sanket S. Kelkar , Matthew N. Rocklein , Christopher W. Petz , Richard Beeler , Dojun Kim
Abstract: Apparatuses, methods, and systems related to electrode formation are described. A first portion of a top electrode is formed over a dielectric material of a storage node. A metal oxide is formed over the first portion of the electrode. A second portion of the electrode is formed over the metal oxide.
-
-
-
-
-
-
-
-
-