MICROARCHITECTURE, METHOD AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT DATA GATHERING FROM A SET OF TRACE ARRAYS
    1.
    发明申请
    MICROARCHITECTURE, METHOD AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT DATA GATHERING FROM A SET OF TRACE ARRAYS 失效
    微观研究,方法和计算机程序产品,用于从一组跟踪阵列高效数据收集

    公开(公告)号:US20090217012A1

    公开(公告)日:2009-08-27

    申请号:US12036540

    申请日:2008-02-25

    IPC分类号: G06F9/22

    CPC分类号: G06F11/3466

    摘要: An architecture for collecting performance data in a processor, that includes: a trace read control unit and a trace data collect unit, each unit coupled to a plurality of trace array and multiplex units for providing performance data, the coupling accomplished by a trace read control bus, a data select bus, a trace row address bus and a data return bus; wherein each of the trace array and multiplex units receives a trace read signal and provides data including trace data and the trace read signal to the trace data collect unit. A method and a computer program product are provided.

    摘要翻译: 一种用于在处理器中收集性能数据的架构,其包括:跟踪读取控制单元和跟踪数据收集单元,每个单元耦合到多个跟踪阵列和用于提供性能数据的多路复用单元,所述耦合由跟踪读取控制 总线,数据选择总线,跟踪行地址总线和数据返回总线; 其中每个跟踪阵列和多路复用单元接收跟踪读取信号,并将跟踪数据和跟踪读取信号的数据提供给跟踪数据收集单元。 提供了一种方法和计算机程序产品。

    Microarchitecture, method and computer program product for efficient data gathering from a set of trace arrays
    2.
    发明授权
    Microarchitecture, method and computer program product for efficient data gathering from a set of trace arrays 失效
    微结构,方法和计算机程序产品,用于从一组跟踪数组收集高效数据

    公开(公告)号:US08127118B2

    公开(公告)日:2012-02-28

    申请号:US12036540

    申请日:2008-02-25

    IPC分类号: G06F9/00 G06F11/00

    CPC分类号: G06F11/3466

    摘要: An architecture for collecting performance data in a processor, that includes: a trace read control unit and a trace data collect unit, each unit coupled to a plurality of trace array and multiplex units for providing performance data, the coupling accomplished by a trace read control bus, a data select bus, a trace row address bus and a data return bus; wherein each of the trace array and multiplex units receives a trace read signal and provides data including trace data and the trace read signal to the trace data collect unit. A method and a computer program product are provided.

    摘要翻译: 一种用于在处理器中收集性能数据的架构,其包括:跟踪读取控制单元和跟踪数据收集单元,每个单元耦合到多个跟踪阵列和用于提供性能数据的多路复用单元,所述耦合由跟踪读取控制 总线,数据选择总线,跟踪行地址总线和数据返回总线; 其中每个跟踪阵列和多路复用单元接收跟踪读取信号,并将跟踪数据和跟踪读取信号的数据提供给跟踪数据收集单元。 提供了一种方法和计算机程序产品。

    Operand fetching control as a function of branch confidence
    4.
    发明授权
    Operand fetching control as a function of branch confidence 有权
    操作数获取控制作为分支置信度的函数

    公开(公告)号:US09411599B2

    公开(公告)日:2016-08-09

    申请号:US12822379

    申请日:2010-06-24

    IPC分类号: G06F9/38 G06F9/30

    摘要: Data operand fetching control includes a computer processor that includes a control unit for determining memory access operations. The control unit is configured to perform a method. The method includes calculating a summation weight value for each instruction in a pipeline, the summation weight value calculated as a function of branch uncertainty and a pendency in which the instruction resides in the pipeline relative to other instructions in the pipeline. The method also includes mapping the summation weight value of a selected instruction that is attempting to access system memory to a memory access control, each memory access control specifying a manner of handling data fetching operations. The method further includes performing a memory access operation for the selected instruction based upon the mapping.

    摘要翻译: 数据操作数获取控制包括计算机处理器,其包括用于确定存储器存取操作的控制单元。 控制单元被配置为执行方法。 该方法包括:计算流水线中每个指令的求和权重值,求和作为分支不确定度的函数计算的求和权重值以及相对于流水线中的其他指令,指令驻留在流水线中的挂起。 该方法还包括将尝试访问系统存储器的所选指令的求和权重值映射到存储器访问控制,每个存储器访问控制指定处理数据获取操作的方式。 该方法还包括基于映射执行针对所选择的指令的存储器访问操作。

    OPERAND FETCHING CONTROL AS A FUNCTION OF BRANCH CONFIDENCE
    5.
    发明申请
    OPERAND FETCHING CONTROL AS A FUNCTION OF BRANCH CONFIDENCE 有权
    操作控制作为分支机构的功能

    公开(公告)号:US20110320774A1

    公开(公告)日:2011-12-29

    申请号:US12822379

    申请日:2010-06-24

    IPC分类号: G06F9/38

    摘要: A system for data operand fetching control includes a computer processor that includes a control unit for determining memory access operations. The control unit is configured to perform a method. The method includes calculating a summation weight value for each instruction in a pipeline, the summation weight value calculated as a function of branch uncertainty and a pendency in which the instruction resides in the pipeline relative to other instructions in the pipeline. The method also includes mapping the summation weight value of a selected instruction that is attempting to access system memory to a memory access control, each memory access control specifying a manner of handling data fetching operations. The method further includes performing a memory access operation for the selected instruction based upon the mapping.

    摘要翻译: 一种用于数据操作数取出控制的系统包括一计算机处理器,该计算机处理器包括用于确定存储器访问操作的控制 控制单元被配置为执行方法。 该方法包括:计算流水线中每个指令的求和权重值,求和作为分支不确定度的函数计算的求和权重值以及相对于流水线中的其他指令,指令驻留在流水线中的挂起。 该方法还包括将尝试访问系统存储器的所选择的指令的求和权重值映射到存储器访问控制,每个存储器访问控制指定处理数据获取操作的方式。 该方法还包括基于映射执行针对所选择的指令的存储器访问操作。

    Run-time instrumentation directed sampling
    7.
    发明授权
    Run-time instrumentation directed sampling 有权
    运行时间仪表定向采样

    公开(公告)号:US09465716B2

    公开(公告)日:2016-10-11

    申请号:US13422532

    申请日:2012-03-16

    IPC分类号: G06F11/34 G06F11/36

    摘要: The invention relates to implementing run-time instrumentation directed sampling. An aspect of the invention includes fetching a run-time instrumentation next (RINEXT) instruction from an instruction stream. The instruction stream includes the RINEXT instruction followed by a next sequential instruction (NSI) in program order. The method further includes executing the RINEXT instruction by a processor. The executing includes determining whether a current run-time instrumentation state enables setting a sample point for reporting run-time instrumentation information during program execution. Based on the current run-time instrumentation state enabling setting the sample point, the NSI is a sample instruction for causing a run-time instrumentation event. Based on executing the NSI sample instruction, the run-time instrumentation event causes recording of run-time instrumentation information into a run-time instrumentation program buffer as a reporting group.

    摘要翻译: 本发明涉及实施运行时仪表定向抽样。 本发明的一个方面包括从指令流获取运行时仪器下一个(RINEXT)指令。 指令流包括RINEXT指令,后面是程序顺序的下一个顺序指令(NSI)。 该方法还包括由处理器执行RINEXT指令。 该执行包括确定当前运行时仪表状态是否能够在程序执行期间设置用于报告运行时仪表信息的采样点。 根据当前的运行时仪器状态设置采样点,NSI是一个用于引起运行时仪表事件的示例指令。 基于执行NSI示例指令,运行时仪表事件将运行时仪表信息记录到作为报告组的运行时仪表程序缓冲区中。

    Reconfigurable recovery modes in high availability processors
    10.
    发明授权
    Reconfigurable recovery modes in high availability processors 有权
    高可用性处理器中可重构的恢复模式

    公开(公告)号:US08954797B2

    公开(公告)日:2015-02-10

    申请号:US13447554

    申请日:2012-04-16

    IPC分类号: G06F11/00 G06F11/07

    摘要: A computer program product for performing error recovery is configured to perform a method that includes creating, by a processor, a recovery checkpoint. The processor is dynamically switched into a non-recoverable processing mode of operation based on creating the software recovery checkpoint. The non-recoverable processing mode of operation is a mode in which a subset of hardware error recovery resources are powered-down or re-purposed for instruction processing. It is determined, during the non-recoverable processing mode of operation, that a new software recovery checkpoint is required. Based on the determining that a new software recovery checkpoint is required, the processor is dynamically switched into a recoverable processing mode of operation. The recoverable processing mode of operation is a mode in which hardware error recovery resources, including at least one of the hardware error recovery resources in the subset, are purposed for hardware error recovery operations.

    摘要翻译: 用于执行错误恢复的计算机程序产品被配置为执行包括由处理器创建恢复检查点的方法。 基于创建软件恢复检查点,处理器被动态切换到不可恢复的处理操作模式。 不可恢复的处理操作模式是硬件错误恢复资源的子集被掉电或重新用于指令处理的模式。 在不可恢复的处理操作模式下,确定需要新的软件恢复检查点。 基于确定需要新的软件恢复检查点,处理器被动态切换成可恢复的处理操作模式。 可恢复处理操作模式是硬件错误恢复资源(包括该子集中的至少一个硬件错误恢复资源)用于硬件错误恢复操作的模式。