-
公开(公告)号:US09530755B2
公开(公告)日:2016-12-27
申请号:US14108331
申请日:2013-12-16
发明人: Seung-Yeol Yang , Jonggi Lee
IPC分类号: H01L25/065 , H01L23/31 , H01L23/00
CPC分类号: H01L25/0657 , H01L23/3128 , H01L24/73 , H01L2224/32145 , H01L2224/32225 , H01L2224/48227 , H01L2224/73265 , H01L2225/0651 , H01L2225/06562 , H01L2225/06568 , H01L2924/15311 , H01L2924/3511 , H01L2924/00012 , H01L2924/00
摘要: Provided is a semiconductor package including a substrate, a first semiconductor chip disposed on the substrate to have a rectangular shape with long and short sides, and a second semiconductor chip disposed on the first semiconductor chip to have a rectangular shape with long and short sides. Centers of the first and second semiconductor chips may be located at substantially the same position as that of the substrate, and the long side of the first semiconductor chip may be substantially parallel to a diagonal line of the substrate. Further, the long side of the second semiconductor chip may be not parallel to that of the first semiconductor chip.
摘要翻译: 本发明提供一种半导体封装,包括:基板,设置在基板上的具有长边和短边的矩形的第一半导体芯片,以及设置在第一半导体芯片上的具有长边和短边的矩形形状的第二半导体芯片。 第一和第二半导体芯片的中心可以位于与衬底基本相同的位置,并且第一半导体芯片的长边可以基本上平行于衬底的对角线。 此外,第二半导体芯片的长边可能不与第一半导体芯片的长边平行。
-
公开(公告)号:US08921163B2
公开(公告)日:2014-12-30
申请号:US13909628
申请日:2013-06-04
发明人: Sangwook Park , Jonggi Lee , Wonchul Lim
CPC分类号: H01L24/03 , H01L23/3114 , H01L24/19 , H01L24/20 , H01L24/92 , H01L24/96 , H01L24/97 , H01L2224/0231 , H01L2224/02311 , H01L2224/02375 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/04105 , H01L2224/05548 , H01L2224/05553 , H01L2224/12105 , H01L2224/13022 , H01L2224/13024 , H01L2224/131 , H01L2224/2919 , H01L2224/32225 , H01L2224/32245 , H01L2224/73267 , H01L2224/83143 , H01L2224/83192 , H01L2224/92144 , H01L2224/97 , H01L2924/01005 , H01L2924/01006 , H01L2924/01013 , H01L2924/01029 , H01L2924/01033 , H01L2924/01047 , H01L2924/01058 , H01L2924/01068 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/12042 , H01L2924/14 , H01L2924/1437 , H01L2924/15311 , H01L2924/3511 , H01L2224/83 , H01L2924/00
摘要: Provided are a semiconductor package and a method of fabricating the same. The semiconductor package includes a semiconductor chip having a bonding pad, a metal line electrically connected to the semiconductor chip and having a terminal contacting an external terminal, an insulation layer covering the metal line and having an opening that defines the terminal, and a molding layer molding the semiconductor chip, wherein the molding layer includes a recess pattern exposing the bonding pad and extending from the bonding pad to the terminal, and the metal line is embedded in the recess pattern to contact the bonding pad.
摘要翻译: 提供半导体封装及其制造方法。 半导体封装包括具有接合焊盘的半导体芯片,与半导体芯片电连接并具有与外部端子接触的端子的金属线,覆盖金属线并具有限定端子的开口的绝缘层,以及模制层 模制所述半导体芯片,其中所述模制层包括暴露所述焊盘并从所述焊盘延伸到所述端子的凹陷图案,并且所述金属线嵌入所述凹槽图案中以接触所述焊盘。
-
公开(公告)号:US20130267066A1
公开(公告)日:2013-10-10
申请号:US13909628
申请日:2013-06-04
发明人: Sangwook Park , Jonggi Lee , Wonchul Lim
IPC分类号: H01L23/00
CPC分类号: H01L24/03 , H01L23/3114 , H01L24/19 , H01L24/20 , H01L24/92 , H01L24/96 , H01L24/97 , H01L2224/0231 , H01L2224/02311 , H01L2224/02375 , H01L2224/02379 , H01L2224/0401 , H01L2224/04042 , H01L2224/04105 , H01L2224/05548 , H01L2224/05553 , H01L2224/12105 , H01L2224/13022 , H01L2224/13024 , H01L2224/131 , H01L2224/2919 , H01L2224/32225 , H01L2224/32245 , H01L2224/73267 , H01L2224/83143 , H01L2224/83192 , H01L2224/92144 , H01L2224/97 , H01L2924/01005 , H01L2924/01006 , H01L2924/01013 , H01L2924/01029 , H01L2924/01033 , H01L2924/01047 , H01L2924/01058 , H01L2924/01068 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/12042 , H01L2924/14 , H01L2924/1437 , H01L2924/15311 , H01L2924/3511 , H01L2224/83 , H01L2924/00
摘要: Provided are a semiconductor package and a method of fabricating the same. The semiconductor package includes a semiconductor chip having a bonding pad, a metal line electrically connected to the semiconductor chip and having a terminal contacting an external terminal, an insulation layer covering the metal line and having an opening that defines the terminal, and a molding layer molding the semiconductor chip, wherein the molding layer includes a recess pattern exposing the bonding pad and extending from the bonding pad to the terminal, and the metal line is embedded in the recess pattern to contact the bonding pad.
摘要翻译: 提供半导体封装及其制造方法。 半导体封装包括具有接合焊盘的半导体芯片,与半导体芯片电连接并具有与外部端子接触的端子的金属线,覆盖金属线并具有限定端子的开口的绝缘层,以及模制层 模制所述半导体芯片,其中所述模制层包括暴露所述焊盘并从所述焊盘延伸到所述端子的凹陷图案,并且所述金属线嵌入所述凹槽图案中以接触所述焊盘。
-
公开(公告)号:US08536045B2
公开(公告)日:2013-09-17
申请号:US13656290
申请日:2012-10-19
发明人: Minill Kim , Kwang Yong Lee , Jonggi Lee , Ji-Seok Hong
IPC分类号: H01L21/44
CPC分类号: B23K1/00 , B23K1/0016 , B23K1/002 , B23K1/008 , B23K3/0475 , B23K3/087 , B23K2101/42 , H01L24/75 , H01L24/81 , H05K3/3494 , H05K2203/101 , H05K2203/1509
摘要: A reflow method of a solder ball provided to a treatment object may include providing a coil, applying a current to the coil, and moving the treatment object through an internal space surrounded by the coil.
摘要翻译: 提供给处理物体的焊球的回流方法可以包括提供线圈,向线圈施加电流,以及通过由线圈包围的内部空间移动处理物体。
-
-
-