利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

11 条记录 (耗时 0.015 秒)

    Filling small dimension vias using supercritical carbon dioxide
    2.
    发明申请
    Filling small dimension vias using supercritical carbon dioxide 有权
    使用超临界二氧化碳填充小尺寸通孔

    公开(公告)号：US20050054201A1

    公开(公告)日：2005-03-10

    申请号：US10943634

    申请日：2004-09-17

    申请人： Vijayakumar Ramachandrarao ,  Robert Turkot

    发明人： Vijayakumar Ramachandrarao ,  Robert Turkot

    IPC分类号： H01L21/768 ,  H01L21/302 ,  H01L21/461

    CPC分类号： H01L21/76808

    摘要： Suitable particles may be deposited within an extremely small high-aspect ratio via by flowing the particles in a suspension using supercritical carbon dioxide. The particles may be made up of diblock copolymers or silesquioxane-based materials or oligomers of phobic homopolymers or pre-formed silica-based particles stabilized using diblock copolymers and may include chemical initiators to permit in situ polymerization within the via.

    摘要翻译： 通过使用超临界二氧化碳使悬浮液中的颗粒流动，可以将非常小的高纵横比通过沉积合适的颗粒。 颗粒可以由二嵌段共聚物或倍半硅氧烷基材料或使用二嵌段共聚物稳定的疏水均聚物或预形成的二氧化硅基颗粒的低聚物组成，并且可以包括化学引发剂以允许通孔内原位聚合。

    Supercritical carbon dioxide to reduce line edge roughness
    3.
    发明授权
    Supercritical carbon dioxide to reduce line edge roughness 失效
    超临界二氧化碳减少线边缘粗糙度

    公开(公告)号：US07049053B2

    公开(公告)日：2006-05-23

    申请号：US10458850

    申请日：2003-06-11

    申请人： Vijayakumar Ramachandrarao ,  Hyun-Mog Park ,  Subramanyam Iyer ,  Bob Turkot

    发明人： Vijayakumar Ramachandrarao ,  Hyun-Mog Park ,  Subramanyam Iyer ,  Bob Turkot

    IPC分类号： G03F7/00

    CPC分类号： G03F7/168 ,  G03F7/40

    摘要： Polymer aggregates in a photoresist layer may be dissolved or reduced in dimension by treatment with supercritical carbon dioxide. The supercritical carbon dioxide may be used before and/or after development of the photoresist. The SCCO2 treatment causes swelling of the photoresist and may allow polymer aggregates in the photoresist to be dissolved. Controlled release of the carbon dioxide de-swells the photoresist, resulting in reduced line edge roughness of openings in the photoresist and reduced resistance of metal lines formed in the openings.

    摘要翻译： 光致抗蚀剂层中的聚合物聚集体可以通过用超临界二氧化碳处理而溶解或减小尺寸。 超临界二氧化碳可以在光致抗蚀剂显影之前和/或之后使用。 SCCO 2处理引起光致抗蚀剂的溶胀，并且可以使光致抗蚀剂中的聚合物聚集体溶解。 二氧化碳的控制释放促使光致抗蚀剂膨胀，导致光致抗蚀剂中开口的线边缘粗糙度降低，并减少在开口中形成的金属线的电阻。

    Selective removal of sacrificial light absorbing material over porous dielectric
    5.
    发明申请
    Selective removal of sacrificial light absorbing material over porous dielectric 审中-公开
    通过多孔介质选择性去除牺牲光吸收材料

    公开(公告)号：US20070155161A1

    公开(公告)日：2007-07-05

    申请号：US11322898

    申请日：2005-12-30

    申请人： Vijayakumar Ramachandrarao ,  Kim-Khanh Ho

    发明人： Vijayakumar Ramachandrarao ,  Kim-Khanh Ho

    IPC分类号： H01L21/20 ,  H01L21/4763

    CPC分类号： H01L21/31144 ,  H01L21/02063 ,  H01L21/31111 ,  H01L21/31138 ,  H01L21/76808

    摘要： A method of forming a semiconductor device. The method comprises forming a conductive layer on a substrate, forming a porous dielectric layer on the conductive layer, and forming a first etched region by removing a first portion of the porous dielectric layer. The first etched region is then filled with a sacrificial light absorbing material. A layer of photoresist is then patterned to define a second region to be etched. A second region is then etched by removing part of the sacrificial light absorbing material and a second portion of the porous dielectric layer. The layer of photoresist is then removed. The remaining portions of the sacrificial light absorbing material is then removed selectively using an anhydrous solvent comprising fluoride and a solvent having molecules with at least one —OH group and three to six carbons, wherein the sacrificial light absorbing material is selectively removed over the porous dielectric layer.

    摘要翻译： 一种形成半导体器件的方法。 该方法包括在衬底上形成导电层，在导电层上形成多孔介电层，并通过去除多孔电介质层的第一部分形成第一蚀刻区域。 然后用牺牲光吸收材料填充第一蚀刻区域。 然后将一层光致抗蚀剂图案化以限定待蚀刻的第二区域。 然后通过去除部分牺牲光吸收材料和多孔介电层的第二部分来蚀刻第二区域。 然后去除光致抗蚀剂层。 然后使用包含氟化物和具有至少一个-OH基团和3-6个碳原子的分子的溶剂的无水溶剂选择性除去剩余部分的牺牲光吸收材料，其中牺牲光吸收材料在多孔电介质上选择性地除去 层。

    Via etch process
    6.
    发明申请
    Via etch process 有权
    通过蚀刻工艺

    公开(公告)号：US20050274690A1

    公开(公告)日：2005-12-15

    申请号：US10854541

    申请日：2004-05-25

    申请人： Hyun-Mog Park ,  Vijayakumar Ramachandrarao

    发明人： Hyun-Mog Park ,  Vijayakumar Ramachandrarao

    IPC分类号： B44C1/22 ,  H01L21/306 ,  H01L21/311 ,  H01L21/768

    CPC分类号： H01L21/31116 ,  H01L21/76804 ,  Y10S438/978

    摘要： Systems and techniques relating to etching vias in integrated circuit devices, in one implementation, include: providing a dielectric material and a conductive material, removing a first portion of the dielectric material to form a hole in the dielectric material, performing a tapering etch that removes a second portion of the dielectric material to form a via that touches down on the conductive material, and laterally expanding a bottom dimension of the via without a significant increase in a depth of the via. The technique can also include: providing a substrate with the dielectric material and the conductive material attached without an associated etch stop layer, removing the first portion at a high etch rate, controlling ion bombardment and plasma chemistry to form a sloped bottom of the via, and performing an intensive ion bombarding plasma etch, laterally expanding the via bottom.

    摘要翻译： 在一个实施方案中，与集成电路器件中的蚀刻通孔相关的系统和技术包括：提供介电材料和导电材料，去除电介质材料的第一部分以在电介质材料中形成孔，执行去除 电介质材料的第二部分以形成在导电材料上接触的通孔，并且横向膨胀通孔的底部尺寸，而不会明显增加通孔的深度。 该技术还可以包括：提供具有介电材料和导电材料的基底，没有相关联的蚀刻停止层，以高蚀刻速率去除第一部分，控制离子轰击和等离子体化学以形成通孔的倾斜底部， 并执行强烈的离子轰击等离子体蚀刻，横向扩展通孔底部。

    Enhancing photoresist performance using electric fields
    8.
    发明申请
    Enhancing photoresist performance using electric fields 有权
    使用电场增强光致抗蚀剂性能

    公开(公告)号：US20050074706A1

    公开(公告)日：2005-04-07

    申请号：US10679816

    申请日：2003-10-06

    申请人： Robert Bristol ,  Heidi Cao ,  Manish Chandhok ,  Robert Meagley ,  Vijayakumar Ramachandrarao

    发明人： Robert Bristol ,  Heidi Cao ,  Manish Chandhok ,  Robert Meagley ,  Vijayakumar Ramachandrarao

    IPC分类号： G03F1/14 ,  G03F7/09 ,  G03F7/11 ,  G03F7/16 ,  G03F7/20 ,  G03F7/30 ,  G03F7/38 ,  G03F7/00

    CPC分类号： B82Y10/00 ,  B82Y40/00 ,  G03F1/24 ,  G03F7/093 ,  G03F7/11 ,  G03F7/168 ,  G03F7/2002 ,  G03F7/3007 ,  G03F7/38

    摘要： Electric fields may be advantageously used in various steps of photolithographic processes. For example, prior to the pre-exposure bake, photoresists that have been spun-on the wafer may be exposed to an electric field to orient aggregates or other components within the unexposed photoresist. By aligning these aggregates or other components with the electric field, line edge roughness may be reduced, for example in connection with 193 nanometer photoresist. Likewise, during exposure, electric fields may be applied through uniquely situated electrodes or using a radio frequency coil. In addition, electric fields may be applied at virtually any point in the photolithography process by depositing a conductive electrode, which is subsequently removed during development. Finally, electric fields may be applied during the developing process to improve line edge roughness.

    摘要翻译： 电场可以有利地用于光刻工艺的各个步骤。 例如，在预曝光烘烤之前，已经旋涂在晶片上的光致抗蚀剂可以暴露于电场以取向未曝光的光致抗蚀剂内的聚集体或其它组分。 通过将这些聚集体或其它组分与电场对准，可以减少线边缘粗糙度，例如与193纳米光致抗蚀剂结合。 同样地，在曝光期间，可以通过独特的电极或使用射频线圈施加电场。 此外，可以通过沉积导电电极在光刻工艺中的几乎任何点处施加电场，导电电极随后在显影期间被去除。 最后，可以在显影过程中施加电场以改善线边缘粗糙度。

    Forming ultra low dielectric constant porous dielectric films and structures formed thereby
    9.
    发明申请
    Forming ultra low dielectric constant porous dielectric films and structures formed thereby 审中-公开
    形成由此形成的超低介电常数多孔绝缘膜和结构

    公开(公告)号：US20090324928A1

    公开(公告)日：2009-12-31

    申请号：US12215522

    申请日：2008-06-26

    申请人： Vijayakumar Ramachandrarao ,  Grant Kloster ,  Boyan Boyanov

    发明人： Vijayakumar Ramachandrarao ,  Grant Kloster ,  Boyan Boyanov

    IPC分类号： G21G5/00 ,  B32B5/18

    CPC分类号： H01L21/3105 ,  Y10T428/249953 ,  Y10T428/249978

    摘要： Methods of forming a microelectronic structure are described. Embodiments of those methods include removing a portion of at least one of Si—C bonds and CHx bonds in a dielectric material comprising a porogen material by reaction with a wet chemical, wherein the portion of Si—C and CHx bonds are converted to Si—H bonds. The Si—H bonds may be further hydrolyzed to form SiOH linkages. The SiOH linkages may then be removed by a radiation based cure, wherein a portion of the porogen material is also removed.

    摘要翻译： 描述形成微电子结构的方法。 这些方法的实施方案包括通过与湿化学品反应除去包含致孔剂材料的电介质材料中的至少一个Si-C键和CHx键的一部分，其中Si-C和CHx键的部分转化为Si- H债券。 可以进一步水解Si-H键以形成SiOH键。 然后可以通过基于辐射的固化来除去SiOH键，其中一部分致孔剂材料也被除去。