Invention Grant
- Patent Title: Technologies for dynamically managing resources in disaggregated accelerators
-
Application No.: US15638855Application Date: 2017-06-30
-
Publication No.: US10986005B2Publication Date: 2021-04-20
- Inventor: Francesc Guim Bernat , Susanne M. Balle , Rahul Khanna , Sujoy Sen , Karthik Kumar
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Compass IP Law PC
- Main IPC: H04L12/26
- IPC: H04L12/26 ; G06F16/901 ; H04B10/25 ; G02B6/38 ; G02B6/42 ; G02B6/44 ; G06F1/18 ; G06F1/20 ; G06F3/06 ; G06F8/65 ; G06F9/30 ; G06F9/4401 ; G06F9/54 ; G06F12/109 ; G06F12/14 ; G06F13/16 ; G06F13/40 ; G08C17/02 ; G11C5/02 ; G11C7/10 ; G11C11/56 ; G11C14/00 ; H03M7/30 ; H03M7/40 ; H04L12/24 ; H04L12/931 ; H04L12/947 ; H04L29/08 ; H04L29/06 ; H04Q11/00 ; H05K7/14 ; G06F9/38 ; G06F9/50 ; H04L12/851 ; H04L12/811 ; H05K5/02 ; H04W4/80 ; G06Q10/08 ; G06Q10/00 ; G06Q50/04 ; H04L12/911 ; B25J15/00 ; B65G1/04 ; H05K7/20 ; H04L12/939 ; H04W4/02 ; H04L12/751 ; G06F13/42 ; H05K1/18 ; G05D23/19 ; G05D23/20 ; H04L12/927 ; H05K1/02 ; H04L12/781 ; H04Q1/04 ; G06F12/0893 ; H05K13/04 ; G11C5/06 ; G06F11/14 ; G06F11/34 ; G06F12/0862 ; G06F15/80 ; H04L12/919 ; G06F12/10 ; G06Q10/06 ; G07C5/00 ; H04L12/28 ; H04L29/12 ; H04L9/06 ; H04L9/14 ; H04L9/32 ; H04L12/933

Abstract:
Technologies for dynamically managing resources in disaggregated accelerators include an accelerator. The accelerator includes acceleration circuitry with multiple logic portions, each capable of executing a different workload. Additionally, the accelerator includes communication circuitry to receive a workload to be executed by a logic portion of the accelerator and a dynamic resource allocation logic unit to identify a resource utilization threshold associated with one or more shared resources of the accelerator to be used by a logic portion in the execution of the workload, limit, as a function of the resource utilization threshold, the utilization of the one or more shared resources by the logic portion as the logic portion executes the workload, and subsequently adjust the resource utilization threshold as the workload is executed. Other embodiments are also described and claimed.
Public/Granted literature
- US20180027062A1 TECHNOLOGIES FOR DYNAMICALLY MANAGING RESOURCES IN DISAGGREGATED ACCELERATORS Public/Granted day:2018-01-25
Information query