ELECTROLESS FILL OF TRENCH IN SEMICONDUCTOR STRUCTURE
    2.
    发明申请
    ELECTROLESS FILL OF TRENCH IN SEMICONDUCTOR STRUCTURE 有权
    半导体结构中的电镀薄膜

    公开(公告)号:US20140252616A1

    公开(公告)日:2014-09-11

    申请号:US13785934

    申请日:2013-03-05

    Abstract: A trench in an inter-layer dielectric formed on a semiconductor substrate is defined by a bottom and sidewalls. A copper barrier lines the trench with a copper-growth-promoting liner over the barrier. The trench has bulk copper filling it, and includes voids in the copper. The copper with voids is removed, including from the sidewalls, leaving a void-free copper portion at the bottom. Immersion in an electroless copper bath promotes upward growth of copper on top of the void-free copper portion without inward sidewall copper growth, resulting in a void-free copper fill of the trench.

    Abstract translation: 在半导体衬底上形成的层间电介质中的沟槽由底部和侧壁限定。 铜屏障通过屏障上的铜生长促进衬里将沟槽排列。 沟槽有大量铜填充,并且在铜中包括空隙。 具有空隙的铜被除去,包括从侧壁,在底部留下无空隙的铜部分。 浸没在无电解铜浴中促进铜在无空隙铜部分顶部的向上生长,而不会向内侧壁铜生长,导致沟槽的无空隙铜填充。

    SELF-FORMING BARRIER INTEGRATED WITH SELF-ALIGNED CAP
    5.
    发明申请
    SELF-FORMING BARRIER INTEGRATED WITH SELF-ALIGNED CAP 审中-公开
    与自对准CAP集成的自我形成障碍

    公开(公告)号:US20150228585A1

    公开(公告)日:2015-08-13

    申请号:US14176716

    申请日:2014-02-10

    Inventor: Ming HE Larry ZHAO

    Abstract: A method of forming a self-forming barrier with an integrated self-aligned metal cap, wherein the barrier is formed on all surfaces of the via, and the resulting device are provided. Embodiments include forming a metal line in a first Si-based dielectric layer; removing a portion of the metal line; depositing a metal cap over the metal line; forming a second Si-based dielectric layer on the first Si-based dielectric layer and the metal cap; forming a cavity in the second Si-based dielectric layer down to the metal cap; and depositing a barrier-forming layer on side and bottom surfaces of the cavity and over the second Si-based dielectric layer.

    Abstract translation: 一种形成具有集成的自对准金属帽的自形成屏障的方法,其中所述屏障形成在所述通孔的所有表面上,并且提供所得到的装置。 实施例包括在第一Si基电介质层中形成金属线; 去除所述金属线的一部分; 在金属线上沉积金属盖; 在所述第一Si基电介质层和所述金属帽上形成第二Si基电介质层; 在所述第二Si基介电层中形成空腔,直到所述金属盖; 以及在所述腔的侧表面和底表面上以及在所述第二Si基介电层上方沉积阻挡层形成层。

    METHODS OF SEMICONDUCTOR CONTAMINANT REMOVAL USING SUPERCRITICAL FLUID
    6.
    发明申请
    METHODS OF SEMICONDUCTOR CONTAMINANT REMOVAL USING SUPERCRITICAL FLUID 审中-公开
    使用超临界流体的半导体污染物去除方法

    公开(公告)号:US20140353805A1

    公开(公告)日:2014-12-04

    申请号:US13903618

    申请日:2013-05-28

    CPC classification number: H01L21/02101 H01L21/02063 H01L21/76814

    Abstract: A process is provided for the removal of contaminants from a semiconductor device, for example, removing contaminants from pores of an ultra-low k film. In one aspect, a method includes: providing a dielectric layer with contaminant-containing pores and exposing the dielectric layer to a supercritical fluid. The supercritical fluid can dissolve and remove the contaminants. In another aspect, an intermediate semiconductor device structure is provided that contains a dielectric layer with contaminant-containing pores and a supercritical fluid within the pores. In another aspect, a semiconductor device structure with a dielectric layer containing uncontaminated pores is provided.

    Abstract translation: 提供了用于从半导体器件去除污染物的方法,例如从超低k膜的孔中除去污染物。 一方面,一种方法包括:向电介质层提供含有污染物的孔,并将介电层暴露于超临界流体。 超临界流体可以溶解和去除污染物。 在另一方面,提供了一种中间半导体器件结构,其包含具有含污染孔的电介质层和孔内的超临界流体。 另一方面,提供了具有含有未污染孔的电介质层的半导体器件结构。

Patent Agency Ranking