中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

22 records (took 0.015 seconds)

    Methods of forming a three-dimensional semiconductor device with a nanowire channel structure
    2.
    发明授权
    Methods of forming a three-dimensional semiconductor device with a nanowire channel structure 有权
    形成具有纳米线通道结构的三维半导体器件的方法

    公开(公告)号：US08728885B1

    公开(公告)日：2014-05-20

    申请号：US13728438

    申请日：2012-12-27

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Daniel T. Pham ,  Jody Fronheiser ,  William J. Taylor, Jr.

    IPC: H01L29/94

    CPC classification number: H01L29/0673 ,  H01L29/42392 ,  H01L29/66545 ,  H01L29/7846 ,  H01L29/78696

    Abstract: One method herein includes forming a plurality of spaced-apart trenches that extend at least partially into a semiconducting substrate, wherein the trenches define a fin structure comprised of first and second layers of semiconducting material, wherein the first layer of semiconducting material is selectively etchable relative to the substrate and the second layer of semiconducting material, forming a sacrificial gate structure above the fin, wherein the gate structure includes a gate insulation layer and a gate electrode, forming a sidewall spacer adjacent the gate structure, performing an etching process to remove the sacrificial gate structure, thereby defining a gate cavity, performing at least one selective etching process to selectively remove the first layer of semiconducting material relative to the second layer of semiconducting material within the gate cavity, thereby defining a space between the second semiconducting material and the substrate, and forming a final gate structure in the gate cavity.

    Abstract translation: 这里的一种方法包括形成多个间隔开的沟槽，其至少部分地延伸到半导体衬底中，其中沟槽限定由第一和第二半导体材料层组成的鳍结构，其中第一层半导体材料是相对于可选择地蚀刻的 到所述衬底和所述第二半导体材料层，在所述鳍片之上形成牺牲栅极结构，其中所述栅极结构包括栅极绝缘层和栅电极，形成邻近所述栅极结构的侧壁隔离层，执行蚀刻工艺以去除所述栅极结构 牺牲栅极结构，从而限定栅极腔，执行至少一个选择性蚀刻工艺，以相对于栅极腔内的第二半导体材料层选择性地去除第一半导体材料层，由此限定第二半导体材料与第二半导体材料之间的空间 衬底，并形成最终的门结构 在门洞里。

    Methods of forming stressed layers on FinFET semiconductor devices and the resulting devices
    4.
    发明授权
    Methods of forming stressed layers on FinFET semiconductor devices and the resulting devices 有权
    在FinFET半导体器件上形成应力层的方法和所得到的器件

    公开(公告)号：US09202918B2

    公开(公告)日：2015-12-01

    申请号：US14030540

    申请日：2013-09-18

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Ruilong Xie ,  Ryan Ryoung-han Kim ,  William J. Taylor, Jr.

    IPC: H01L21/00 ,  H01L29/78 ,  H01L29/66

    CPC classification number: H01L29/7846 ,  H01L23/5226 ,  H01L23/528 ,  H01L29/0653 ,  H01L29/66545 ,  H01L29/66795 ,  H01L29/7848 ,  H01L29/785 ,  H01L2029/7858 ,  H01L2924/0002 ,  H01L2924/00

    Abstract: One method includes forming a raised isolation structure with a recess above a substrate, forming a gate structure above the fin, forming a plurality of spaced-apart buried fin contact structures within the recess and forming a stress-inducing material layer above the buried fin contact structures. One device includes a plurality of spaced-apart buried fin contact structures positioned within a recess in a raised isolation structure on opposite sides of a gate structure, a stress-inducing material layer formed above the buried fin contact structures and a source/drain contact that extends through the stress-inducing material layer.

    Abstract translation: 一种方法包括形成具有在衬底上方的凹陷的凸起的隔离结构，在鳍的上方形成栅极结构，在凹槽内形成多个间隔开的隐埋翅片接触结构，并在埋入鳍接触件上方形成应力诱导材料层 结构。 一个装置包括位于栅极结构的相对侧上的凸起的隔离结构的凹部内的多个间隔开的埋入式翅片接触结构，形成在埋入式翅片接触结构上方的应力诱导材料层和源极/漏极接点， 延伸穿过应力诱导材料层。

    Methods of forming spacers on FinFETs and other semiconductor devices
    5.
    发明授权
    Methods of forming spacers on FinFETs and other semiconductor devices 有权
    在FinFET和其他半导体器件上形成间隔物的方法

    公开(公告)号：US08962413B1

    公开(公告)日：2015-02-24

    申请号：US14524076

    申请日：2014-10-27

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Xiuyu Cai ,  Ruilong Xie ,  William J. Taylor, Jr.

    IPC: H01L21/336 ,  H01L21/762 ,  H01L21/02 ,  H01L21/8234

    CPC classification number: H01L29/0649 ,  H01L21/02263 ,  H01L21/76224 ,  H01L21/823431 ,  H01L21/823481 ,  H01L27/0886 ,  H01L29/66795 ,  H01L29/7851

    Abstract: Disclosed herein are various methods of forming spacers on FinFETs and other semiconductor devices. In one example, the method includes forming a plurality of spaced-apart trenches in a semiconducting substrate that defines a fin, forming a first layer of insulating material in the trenches that covers a lower portion of the fin but exposes an upper portion of the fin, and forming a second layer of insulating material on the exposed upper portion of the fin. The method further comprises selectively forming a dielectric material above an upper surface of the fin and in a bottom of the trench, depositing a layer of spacer material above a gate structure of the device and above the dielectric material above the fin and in the trench, and performing an etching process on the layer of spacer material to define sidewall spacers positioned adjacent the gate structure.

    Abstract translation: 这里公开了在FinFET和其它半导体器件上形成间隔物的各种方法。 在一个示例中，该方法包括在限定鳍片的半导体衬底中形成多个间隔开的沟槽，在沟槽中形成覆盖翅片下部的第一绝缘材料层，但暴露鳍片的上部 并且在所述暴露的所述翅片的上部上形成第二绝缘材料层。 所述方法还包括在所述鳍的上表面和所述沟槽的底部中选择性地形成电介质材料，在所述器件的栅极结构之上和在所述鳍上方和所述沟槽中的所述电介质材料之上沉积间隔物材料层， 以及对所述隔离层材料层进行蚀刻处理以限定邻近所述栅极结构定位的侧壁间隔物。

    Methods of forming contact structures on finfet semiconductor devices and the resulting devices
    8.
    发明授权
    Methods of forming contact structures on finfet semiconductor devices and the resulting devices 有权
    在finfet半导体器件和所产生的器件上形成接触结构的方法

    公开(公告)号：US09153694B2

    公开(公告)日：2015-10-06

    申请号：US14017781

    申请日：2013-09-04

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Ruilong Xie ,  Ryan Ryoung-Han Kim ,  William J. Taylor, Jr.

    IPC: H01L29/78 ,  H01L29/66

    CPC classification number: H01L29/785 ,  H01L27/0886 ,  H01L29/0642 ,  H01L29/41791 ,  H01L29/66545 ,  H01L29/66795 ,  H01L29/7851

    Abstract: A method includes forming a raised isolation structure with a recess above a substrate, forming a gate structure above the fin, forming a plurality of spaced-apart buried fin contact structures within the recess that have an outer perimeter surface that contacts at least a portion of an interior perimeter surface of the recess and forming at least one source/drain contact structure for each of the buried fin contact structures. One device includes a plurality of spaced-apart buried fin contact structures positioned within a recess in a raised isolation structure on opposite sides of a gate structure. The upper surface of each of the buried fin contact structures is positioned below an upper surface of the raised isolation structure and an outer perimeter surface of each of the buried fin contact structures contacts at least a portion of an interior perimeter surface of the recess.

    Abstract translation: 一种方法包括形成具有在衬底上方的凹陷的凸起的隔离结构，在鳍的上方形成栅极结构，在凹槽内形成多个间隔开的隐埋翅片接触结构，其具有外周表面，该外周表面接触至少部分 凹陷的内周边表面，并形成用于每个埋入鳍接触结构的至少一个源极/漏极接触结构。 一个装置包括位于栅极结构的相对侧上的凸起的隔离结构中的凹部内的多个间隔开的埋入式翅片接触结构。 每个埋入式翅片接触结构的上表面位于凸起隔离结构的上表面的下方，并且每个埋入式翅片接触结构的外周表面与凹部的内周边表面的至少一部分接触。

    METHODS OF FORMING A NON-PLANAR ULTRA-THIN BODY DEVICE
    9.
    发明申请
    METHODS OF FORMING A NON-PLANAR ULTRA-THIN BODY DEVICE 审中-公开
    形成非平面超薄体器件的方法

    公开(公告)号：US20150255555A1

    公开(公告)日：2015-09-10

    申请号：US14197686

    申请日：2014-03-05

    Applicant: GLOBALFOUNDRIES INC.

    Inventor： Ruilong Xie ,  Ajey Poovannummoottil Jacob ,  Michael Hargrove ,  William J. Taylor, Jr.

    IPC: H01L29/423 ,  H01L29/66 ,  H01L29/78

    CPC classification number: H01L29/66795 ,  H01L29/1054 ,  H01L29/785

    Abstract: One illustrative method disclosed herein involves, among other things, forming a first epi semiconductor material on the exposed opposite sidewalls of a fin to thereby define a semiconductor body, performing at least one etching process to remove at least a portion of the substrate portion of the fin positioned between the first epi semiconductor materials positioned on the opposite sidewalls of the fin and to thereby define a back-gate cavity, forming a back-gate insulating material within the back-gate cavity and on the first epi semiconductor materials, forming a back-gate electrode on the back-gate insulation material within the back-gate cavity and forming a gate structure comprised of a gate insulation layer and a gate electrode around the semiconductor bodies.

    Abstract translation: 本文公开的一种说明性方法除其他外包括在鳍的暴露的相对侧壁上形成第一外延半导体材料，从而限定半导体本体，执行至少一个蚀刻工艺以去除衬底部分的至少一部分 翅片定位在位于翅片的相对侧壁上的第一外延半导体材料之间，从而限定背栅腔，在背栅腔内和第一外延半导体材料上形成背栅绝缘材料，形成背 在后栅极腔内的背栅极绝缘材料上形成栅极电极，并且形成由半导体本体周围的栅极绝缘层和栅极电极构成的栅极结构。

Patent Agency Ranking