中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

18 records (took 0.013 seconds)

    SCALABLE RECEIVER ARCHITECTURE FOR SILICON PHOTONIC LINKS
    2.
    发明公开
    SCALABLE RECEIVER ARCHITECTURE FOR SILICON PHOTONIC LINKS 审中-公开

    公开(公告)号：US20230198631A1

    公开(公告)日：2023-06-22

    申请号：US17556696

    申请日：2021-12-20

    Applicant: Intel Corporation

    Inventor： Itamar Levin ,  Adee Ofir Ran

    IPC: H04B10/69 ,  H04B10/61 ,  H04B10/50

    CPC classification number: H04B10/6971 ,  H04B10/6932 ,  H04B10/614 ,  H04B10/503

    Abstract: Sampling circuitry for receiving an analog signal from photodetector circuitry and generating a sample analog signal. Equalization circuitry for generating an equalized signal comprising first and second sample values corresponding with a cursor tap and a first postcursor tap, and one or more third sample values corresponding with taps other than the cursor tap and the first postcursor tap. In the equalized signal, amplitudes of the first and second sample values are substantially equal while the third sample values are attenuated relative to the first and second sample values. The first and second sample values correspond with two or more first symbols of a first alphabet. Data slicer and modulo circuitry to generate a data signal based on the equalized signal and perform a modulo operation on the two or more first symbols and to generate one or more second symbols. The second symbols are according to a second alphabet.

    Method and apparatus for synchronous signaling between link partners in a high-speed interconnect
    3.
    发明授权
    Method and apparatus for synchronous signaling between link partners in a high-speed interconnect 有权

    公开(公告)号：US11424901B2

    公开(公告)日：2022-08-23

    申请号：US16655834

    申请日：2019-10-17

    Applicant: Intel Corporation

    Inventor： Adee Ofir Ran ,  Kent C. Lusted

    IPC: H04L7/00

    Abstract: Loop timing is performed in a Reconciliation Sublayer (RS) so that the transmit clock frequency can be adjusted to be equal to the receive clock frequency for the entire PHY (including the physical coding sublayer (PCS)). One of two partners is selected to be the timing Slave to the other. If only one partner is capable of loop timing, that partner becomes the Slave. If both partners are capable of loop timing, symmetry breaking can be used to determine which partner should become Slave.

    Techniques For Link Partner Error Reporting
    5.
    发明申请
    Techniques For Link Partner Error Reporting 审中-公开

    公开(公告)号：US20200321978A1

    公开(公告)日：2020-10-08

    申请号：US16905200

    申请日：2020-06-18

    Applicant: Intel Corporation

    Inventor： Adee Ofir Ran ,  Amir Mezer ,  Alon Meisler ,  Assaf Benhamou ,  Itamar Levin ,  Yoni Landau

    IPC: H03M13/01 ,  H03M13/09 ,  H03M13/15 ,  H03M13/35 ,  H03M13/13 ,  H04L1/20

    Abstract: Computing devices and techniques for providing link partner health reporting are described. In one embodiment, for example, an apparatus may include at least one memory, and logic, at least a portion of the logic comprised in hardware coupled to the at least one memory, the logic to determine a plurality of error counters, each of the plurality of error counters associated with a number of errors, determine the number of errors for each data unit of a plurality of data units associated with a data block, increment each of the plurality of error counters corresponding with the number of errors for each data unit of the plurality of data units, provide a plurality of error counts for the data block to a link partner, the plurality of error counts corresponding to the number of errors accumulated in each of the plurality of error counters for the data block, and reset the plurality of error counters. Other embodiments are described and claimed.

    Adaptation of a transmit equalizer using management registers
    6.
    发明授权
    Adaptation of a transmit equalizer using management registers 有权

    公开(公告)号：US10715357B2

    公开(公告)日：2020-07-14

    申请号：US16399802

    申请日：2019-04-30

    Applicant: Intel Corporation

    Inventor： Adee Ofir Ran

    IPC: H04L25/03 ,  H04L25/49 ,  H04B10/25

    Abstract: Selection of equalization coefficients to configure a communications link between a receiver in a host system and a transmitter in an optical or electrical communication module is performed by a management entity with access to management registers in the receiver and transmitter. Continuous modification of the selected equalization coefficients is enabled on the communications link after the communications link is established to handle varying operating conditions such as temperature and humidity.

    BIT ERROR RATE PREDICTION
    7.
    发明申请
    BIT ERROR RATE PREDICTION 审中-公开

    公开(公告)号：US20190108111A1

    公开(公告)日：2019-04-11

    申请号：US15727326

    申请日：2017-10-06

    Applicant: Intel Corporation

    Inventor： Itamar Fredi Levin ,  Tsion Vidal ,  Sagi Zalcman ,  Adee Ofir Ran

    IPC: G06F11/277 ,  G06F11/22 ,  H03M13/15 ,  G06F13/42

    Abstract: An apparatus to derive a symbol error rate of an interconnect under test from a detector error rate of the interconnect, including: an error storage buffer; an input interface to communicatively couple to a serializer-deserializer at a physical level of an interconnect and to receive an input bitstream via the PHY level of the interconnect; a bitstream regenerator; a synchronization interface to receive synchronization data for the bitstream regenerator to reconstruct a clean reference bitstream; and a comparator to: compare the input bitstream to the clean reference bitstream; identify an error in the input bitstream including identifying a difference between the clean reference bitstream and the input bitstream; and store an error record in the error storage buffer, the error record including the error prepended by a plurality of clean bits to enable an analyzer to locate the error within the input data stream and construct a DER therefrom.

    Adaptation of a transmit equalizer using management registers
    10.
    发明授权
    Adaptation of a transmit equalizer using management registers 有权

    公开(公告)号：US11240072B2

    公开(公告)日：2022-02-01

    申请号：US16894356

    申请日：2020-06-05

    Applicant: Intel Corporation

    Inventor： Adee Ofir Ran

    IPC: H04L25/03 ,  H04L25/49 ,  H04B10/25

    Abstract: Selection of equalization coefficients to configure a communications link between a receiver in a host system and a transmitter in an optical or electrical communication module is performed by a management entity with access to management registers in the receiver and transmitter. Continuous modification of the selected equalization coefficients is enabled on the communications link after the communications link is established to handle varying operating conditions such as temperature and humidity.

Patent Agency Ranking