Abstract:
A multilayered printed wiring board includes a flexible wiring board with wiring layers on both main surfaces thereof; a rigid wiring board with wiring layers on both main surfaces thereof and formed opposite to the flexible wiring board under the condition that an area of the main surface of the rigid wiring board is smaller than an area of the main surface of the flexible wiring board; and an electric/electronic component embedded in the rigid wiring board.
Abstract:
An SRAM cell using a vertical MISFET is provided, wherein underside source/drain areas of a first access transistor, a first driving transistor and a first load transistor are connected together, and further connected to gates of a second driving transistor and a second load transistor. Underside source/drain areas of a second access transistor, the second driving transistor and the second load transistor are connected together, and further connected to gates of the first driving transistor and the first load transistor. A first arrangement of the first access transistor, the first driving transistor and the first load transistor, and a second arrangement of the second access transistor, the second driving transistor and the second load transistor are symmetric to each other.
Abstract:
A first local wiring includes a convex portion protruding from a base and a protrusion protruding from a side surface of the convex portion. The convex portion of the first local wiring is connected to a lower conductive region of a first transistor while the protrusion is connected to a gate electrode of a second transistor. Moreover, the lower surface of the protrusion of the first local wiring is arranged at a height equal to or lower than the upper surface of the gate electrode of the second transistor.
Abstract:
Disclosed is a variation simulation system including a variation analysis unit that acquires the results of statistical analysis of variations of characteristics of a plural number of target devices, a model analysis unit that acquires the results of analysis showing how the characteristics respond to variations of a parameter with respect to a model for simulation that simulates each target device, a fitting execution unit that collates the results obtained by the variation analysis unit to those obtained by the model analysis unit and determines the manner of variations of the parameter in order to reproduce the variations of each target device in accordance with the model, and a result output unit that outputs the information on the manner of variations of the parameter determined by the fitting execution unit. A transformation matrix is determined by multiplying a pseudo inverse matrix of a response matrix, a matrix made up of principal component vectors and an arbitrary unitary matrix.
Abstract:
A semiconductor device has: an insulating substrate; a first semiconductor layer of a first conductivity type formed on the insulating substrate; a first vertical field effect transistor of the first conductivity type, one of whose source and drain being formed on the first semiconductor layer; a second semiconductor layer of a second conductivity type formed on the insulating substrate; and a second vertical field effect transistor of the second conductivity type, one of whose source and drain being formed on the second semiconductor layer. The first semiconductor layer and the second semiconductor layer are directly in contact with each other.
Abstract:
A sheet plasma film forming apparatus (100) of the present invention includes: a plasma gun (40) which can emit source plasma (22) in a transport direction; a sheet plasma converting chamber (20) including a transport space (21) extending in the transport direction; a pair of first magnetic field generating means (24A, 24B) disposed so as to sandwich the transport space (21) such that same poles thereof face each other; a film forming chamber (30) including a film forming space (31) which communicates with the transport space (21); and a pair of second magnetic field generating means (32, 33) disposed so as to sandwich the film forming space such that different poles thereof face each other, wherein: while moving in the transport space (21), the source plasma (22) is converted by a magnetic field of the pair of first magnetic field generating means (24A, 24B) into sheet-shaped plasma spreading along a main surface S including a center; and while moving in the film forming space (31), the sheet-shaped plasma 27 is caused to convexly project from the main surface S by a magnetic field of the pair of second magnetic field generating means (32, 33).
Abstract:
A semiconductor device comprising: a MIS type field effect transistor which comprises a semiconductor raised portion protruding from a substrate plane, a gate electrode extending over the semiconductor raised portion from the top onto the opposite side faces of the semiconductor raised portion, a gate insulation film existing between the gate electrode and the semiconductor raised portion, and source and drain regions provided in the semiconductor raised portion; an interlayer insulating film provided on a substrate including the transistor; and a buried conductor interconnect that is formed by filling in a trench formed in the interlayer insulating film with a conductor, wherein the buried conductor interconnect connects one of the source and drain regions of the semiconductor raised portion and another conductive portion below the interlayer insulating film.
Abstract:
A method for manufacturing a printed circuit board assembled panel by a simple process with an excellent material yield and a high conforming product rate. Unit printed circuit boards previously manufactured are arranged in a frame in a prescribed relationship. Then, the printed circuit boards are fixed to one another, and the printed circuit board and the frame body are fixed to one another.