-
公开(公告)号:US12205641B2
公开(公告)日:2025-01-21
申请号:US17834702
申请日:2022-06-07
Applicant: Micron Technology, Inc.
Inventor: Nicola Ciocchini , Andrea Gotti
Abstract: Systems, methods, and apparatus related to dynamically determining read voltages used in memory devices. In one approach, a memory device has a memory array including memory cells. One or more resistors are formed as part of the memory array. A memory controller increments a counter as write operations are performed on the memory cells. When the counter reaches a limit, a write operation is performed on the resistors. The write operation applies voltages to the resistors similarly as applied to the memory cells over time during normal operation. When performing a read operation, a current is applied to one or more of the resistors to determine a boost voltage. When reading the memory cells, a read voltage is adjusted based on the boost voltage. The memory cells are read using the adjusted read voltage.
-
公开(公告)号:US20250006292A1
公开(公告)日:2025-01-02
申请号:US18440619
申请日:2024-02-13
Applicant: Micron Technology, Inc.
Inventor: Taylor Alu , Nicola Ciocchini , Shyam Sunder Raghunathan , Guang Hu , Walter Di Francesco , Umberto Siciliani , Violante Moschiano , Karan Banerjee
Abstract: A method includes detecting a change in a memory control signal of a memory device including memory blocks, determining based at least on the change in the memory control signal that the memory device is in a stable state, and responsive to determining that the memory device is in the stable state, associating a voltage offset bin with at least one memory block of the memory device.
-
公开(公告)号:US20240160359A1
公开(公告)日:2024-05-16
申请号:US18419895
申请日:2024-01-23
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Kishore Kumar Muchherla , Jonathan S. Parry , Nicola Ciocchini , Animesh Roy Chowdhury , Akira Goda , Jung Sheng Hoei , Niccolo’ Righetti , Ugo Russo
IPC: G06F3/06
CPC classification number: G06F3/0619 , G06F3/0653 , G06F3/0679
Abstract: A system includes a memory device including multiple memory cells and a processing device operatively coupled to the memory device. The processing device is to receive a first read command at a first time. The processing device is further to receive a second read command at a second time. The processing device is further to determine that the first read command and the second read command are directed to an at least partially same set of memory cells of the plurality of memory cells. The processing device is further to perform a media management operation with respect to the at least partially same set of memory cells.
-
公开(公告)号:US20240126448A1
公开(公告)日:2024-04-18
申请号:US17967265
申请日:2022-10-17
Applicant: Micron Technology, Inc.
Inventor: Animesh R. Chowdhury , Kishore K. Muchherla , Nicola Ciocchini , Akira Goda , Jung Sheng Hoei , Niccolo' Righetti , Jonathan S. Parry
IPC: G06F3/06
CPC classification number: G06F3/0619 , G06F3/0653 , G06F3/0679
Abstract: Apparatuses, systems, and methods for adapting a read disturb scan. One example method can include determining a delay between a first read command and a second read command, incrementing a read count based on the determined delay between the first read command and the second read command, and adapting a read disturb scan rate based on the incremented read count.
-
公开(公告)号:US20220301623A1
公开(公告)日:2022-09-22
申请号:US17834702
申请日:2022-06-07
Applicant: Micron Technology, Inc.
Inventor: Nicola Ciocchini , Andrea Gotti
Abstract: Systems, methods, and apparatus related to dynamically determining read voltages used in memory devices. In one approach, a memory device has a memory array including memory cells. One or more resistors are formed as part of the memory array. A memory controller increments a counter as write operations are performed on the memory cells. When the counter reaches a limit, a write operation is performed on the resistors. The write operation applies voltages to the resistors similarly as applied to the memory cells over time during normal operation. When performing a read operation, a current is applied to one or more of the resistors to determine a boost voltage. When reading the memory cells, a read voltage is adjusted based on the boost voltage. The memory cells are read using the adjusted read voltage.
-
公开(公告)号:US11195579B2
公开(公告)日:2021-12-07
申请号:US16706350
申请日:2019-12-06
Applicant: Micron Technology, Inc.
Inventor: Paolo Fantini , Daniele Ielmini , Nicola Ciocchini
Abstract: The disclosed technology generally relates to memory apparatuses and methods of operating the same, and more particularly to a memory device having a controller configured to cause a write operation to be performed on a variable resistance memory cell, which includes application of two successive access pulses having opposite polarities, and methods of using the same.
-
公开(公告)号:US12260916B2
公开(公告)日:2025-03-25
申请号:US18404827
申请日:2024-01-04
Applicant: Micron Technology, Inc.
Inventor: Zhongguang Xu , Nicola Ciocchini , Zhenlei Shen , Charles See Yeung Kwong , Murong Lang , Ugo Russo , Niccolo' Righetti
Abstract: A processing device in a memory sub-system initiates a partial block handling protocol for a closed block of a memory device, the block comprising a plurality of wordlines. The processing device further sends a first programming command to the memory device to program one or more wordlines of the block with first padding data having a first data pattern, wherein the one or more wordlines are adjacent to a last wordline of the block programmed before the block was closed. In addition, the processing device sends a second programming command to the memory device to program all of a set of remaining wordlines of the block with second padding data having a second data pattern comprising fewer bits of data per cell than the first data pattern.
-
公开(公告)号:US12216915B2
公开(公告)日:2025-02-04
申请号:US17967265
申请日:2022-10-17
Applicant: Micron Technology, Inc.
Inventor: Animesh R. Chowdhury , Kishore K. Muchherla , Nicola Ciocchini , Akira Goda , Jung Sheng Hoei , Niccolo′ Righetti , Jonathan S. Parry
IPC: G06F3/06
Abstract: Apparatuses, systems, and methods for adapting a read disturb scan. One example method can include determining a delay between a first read command and a second read command, incrementing a read count based on the determined delay between the first read command and the second read command, and adapting a read disturb scan rate based on the incremented read count.
-
公开(公告)号:US20240427500A1
公开(公告)日:2024-12-26
申请号:US18733350
申请日:2024-06-04
Applicant: MICRON TECHNOLOGY, INC.
Inventor: Nicola Ciocchini , Thomas Lentz , Ugo Russo
Abstract: A system includes a memory device and a processing device, operatively coupled with the memory device, to perform operations including: receiving a request to perform a read operation on a set of memory cells of the memory device; identifying a wordline group coupled to the set of memory cells of the memory device; identifying a threshold voltage offset bin associated with the set of memory cells; determining a current temperature associated with the set of memory cells; determining, based on the threshold voltage offset bin and the current temperature, a read mask identifier associated with the set of memory cells; determining, based on the read mask identifier and the wordline group, a set of threshold voltage offsets associated with the set of memory cells; and performing the read operation using the set of threshold voltage offsets.
-
公开(公告)号:US12131788B2
公开(公告)日:2024-10-29
申请号:US17895886
申请日:2022-08-25
Applicant: Micron Technology, Inc.
Inventor: Nicola Ciocchini , Animesh R. Chowdhury , Kishore Kumar Muchherla , Akira Goda , Jung Sheng Hoei , Niccolo' Righetti , Jonathan S. Parry
CPC classification number: G11C16/3427 , G11C16/08 , G11C16/26
Abstract: Methods, systems, and apparatuses include receiving a read command including a logical address. The read command is directed to a portion of memory composed of blocks and each block is composed of wordline groups. The physical address for the read command is identified using the logical address. The wordline group is determined using the physical address. A slope factor is retrieved using the wordline group. A read counter is incremented using the slope factor.
-
-
-
-
-
-
-
-
-