Memory-access method using batch command queue and associated controller

    公开(公告)号:US09886207B2

    公开(公告)日:2018-02-06

    申请号:US14737854

    申请日:2015-06-12

    Applicant: MediaTek Inc.

    Abstract: A controller and a memory-access method for use in the controller are provided. The controller includes a sensor-processing system, and the sensor-processing system includes a memory, and a buffer, wherein the controller is coupled to an external memory and a sensor. The method includes the steps of: gathering the sensor data from the sensor and writing the gathered sensor data into the memory; writing information associated with the sensor data into the buffer; determining whether a fill level of the buffer has reached a predetermined threshold; and retrieving the sensor data from the memory and writing the retrieved sensor data to the external memory according to the information associated with the stored sensor data in the buffer when it is determined that the fill level has reached the predetermined threshold.

    MULTI-CHANNEL MEMORY SYSTEM USING ASYMMETRIC CHANNEL FREQUENCY SCALING AND RELATED POWER MANAGEMENT METHOD
    16.
    发明申请
    MULTI-CHANNEL MEMORY SYSTEM USING ASYMMETRIC CHANNEL FREQUENCY SCALING AND RELATED POWER MANAGEMENT METHOD 有权
    使用不对称通道频率分级和相关电源管理方法的多通道存储器系统

    公开(公告)号:US20160125923A1

    公开(公告)日:2016-05-05

    申请号:US14530837

    申请日:2014-11-03

    Applicant: MEDIATEK INC.

    Abstract: A multi-channel memory system has a memory device, a plurality of channels, and a control circuit. The memory device has a plurality of memory storage spaces. The channels are coupled to the memory storage spaces, respectively, wherein each of the channels is configured to act as a memory interface for accessing a corresponding memory storage space independently. The control circuit controls clock frequencies of clocks on the channels, respectively. At a same time point, the channels include at least a first channel operating at a first clock frequency set by the control circuit and a second channel operating at a second clock frequency set by the control circuit at a same time point, and the second clock frequency is different from the first clock frequency.

    Abstract translation: 多通道存储器系统具有存储器件,多个通道和控制电路。 存储装置具有多个存储器存储空间。 通道分别耦合到存储器存储空间,其中每个通道被配置为用作独立地访问对应的存储器存储空间的存储器接口。 控制电路分别控制通道上时钟的时钟频率。 在同一时间点,信道至少包括以由控制电路设置的第一时钟频率操作的第一信道和在同一时间点由控制电路设置的第二时钟频率操作的第二信道,以及第二时钟 频率与第一个时钟频率不同。

Patent Agency Ranking