利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

151 条记录 (耗时 0.063 秒)

    Timing recovery circuit for synchronous waveform sampling
    11.
    发明授权
    Timing recovery circuit for synchronous waveform sampling 失效
    同步波形采样定时恢复电路

    公开(公告)号：US5359631A

    公开(公告)日：1994-10-25

    申请号：US954350

    申请日：1992-09-30

    申请人： Richard T. Behrens ,  Trent Dudley ,  Neal Glover ,  David R. Welland

    发明人： Richard T. Behrens ,  Trent Dudley ,  Neal Glover ,  David R. Welland

    IPC分类号： G11B20/10 ,  G11B20/14 ,  H03D13/00 ,  H03L7/00 ,  H03L7/085 ,  H03L7/091 ,  H04L7/02 ,  H04L7/033 ,  H04L7/04 ,  H04L7/10 ,  H03D3/24

    CPC分类号： G11B20/10037 ,  G11B20/1403 ,  H03D13/005 ,  H03L7/091 ,  H04L7/0334 ,  H04L7/04 ,  H04L7/046 ,  H04L7/10

    摘要： A timing circuit having an analog to digital converter to sample an analog signal, a controlled oscillator for controlling sample times of the analog to digital converter, a circuit to detect pulses in the analog signal, a phase error circuit to subtract one of two samples from the other to create a phase error measurement and a frequency error circuit to add two samples together to create a frequency error measurement. The two samples are taken from either side of a pulse. The phase error measurement is used by the controlled oscillator to adjust the sample timing to take samples at desired locations on the pulse. The circuit also contains constant values used to compensate for the pulse being asymmetrical and to compensate for other pulses that occur close to the detected pulse. The circuit also inserts a known frequency in place of the analog signal to establish a frequency of the controlled oscillator.

    摘要翻译： 具有模拟数字转换器以对模拟信号进行采样的定时电路，用于控制模数转换器的采样时间的受控振荡器，用于检测模拟信号中的脉冲的电路，相位误差电路，以从 另一个创建相位误差测量和频率误差电路，将两个样本相加在一起以创建频率误差测量。 两个样本取自脉冲的任一侧。 相位误差测量由受控振荡器用于调整采样定时以在脉冲的所需位置采样。 电路还包含用于补偿不对称脉冲的常数值，并补偿靠近检测到的脉冲发生的其他脉冲。 电路还插入已知频率代替模拟信号以建立受控振荡器的频率。

    APPARATUS FOR CAPACITANCE SENSOR WITH INTERFERENCE REJECTION AND ASSOCIATED METHODS
    13.
    发明申请
    APPARATUS FOR CAPACITANCE SENSOR WITH INTERFERENCE REJECTION AND ASSOCIATED METHODS 审中-公开
    具有干扰抑制和相关方法的电容传感器装置

    公开(公告)号：US20120169659A1

    公开(公告)日：2012-07-05

    申请号：US13335407

    申请日：2011-12-22

    申请人： David R. Welland

    发明人： David R. Welland

    IPC分类号： G06F3/045

    CPC分类号： G06F3/044 ,  G06F3/0416

    摘要： A method for interfacing with a capacitive touch screen is disclosed. The method includes charging an internal capacitor in the touch screen, which internal capacitor is disposed proximate a fixed location on the touch screen and is capable of changing in response to a touch at that location on the touch screen. After charging, value of the charge on the internal capacitor is determined in a manner to reduce effects of interference.

    摘要翻译： 公开了一种用于与电容式触摸屏接口的方法。 该方法包括对触摸屏中的内部电容器进行充电，该内部电容器设置在触摸屏上的固定位置附近，并且能够响应于触摸屏上该位置处的触摸而改变。 充电后，以减少干扰影响的方式确定内部电容器的电荷值。

    Method and apparatus for reducing interference
    14.
    发明授权
    Method and apparatus for reducing interference 有权
    减少干扰的方法和装置

    公开(公告)号：US08154336B2

    公开(公告)日：2012-04-10

    申请号：US11930596

    申请日：2007-10-31

    申请人： David R. Welland ,  Donald A. Kerth ,  Caiyi Wang

    发明人： David R. Welland ,  Donald A. Kerth ,  Caiyi Wang

    IPC分类号： H03K5/00

    CPC分类号： H05K9/00 ,  H03L7/18 ,  H05K1/0216 ,  H05K3/10 ,  Y10T29/49124

    摘要： A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be used alone, or preferably, used on combination with one another.

    摘要翻译： 提供一种减少电路干扰的方法和装置。 提供管理策略，以减少参考杂散和电路干扰。 管理策略使用一种或多种减少数字电流，最小化互感，利用场消除，防止泄漏电流和/或管理阻抗的技术的组合。 这些技术可以单独使用，或者优选地彼此组合使用。

    Histogram-based automatic gain control method and system for video applications
    16.
    发明授权
    Histogram-based automatic gain control method and system for video applications 有权
    基于直方图的自动增益控制方法和视频应用系统

    公开(公告)号：US07522193B2

    公开(公告)日：2009-04-21

    申请号：US10862488

    申请日：2004-06-07

    申请人： Nadi R. Itani ,  Caiyi Wang ,  David R. Welland

    发明人： Nadi R. Itani ,  Caiyi Wang ,  David R. Welland

    IPC分类号： H04N5/235 ,  H04N5/228 ,  H04N5/217

    CPC分类号： H04N5/2352

    摘要： An image processor system for a charge coupled device (CCD) or CMOS imaging system includes a histogram-based automatic gain control (AGC) circuit which first controls gain by adjusting said CCD system and then for yet a higher gain level makes gain adjustments in said CDSVGA circuit and a digital gain circuit to produce a combined target gain level. A processing system for an imager device includes a camera system for producing an imager signal, a correlated double sample (CDS) circuit for receiving data from an imager, a variable gain amplifier (VGA), an analog-to-digital converter (ADC) coupled to said CDS circuit, a digital gain circuit (DGC) coupled to said ADC, and an automatic gain control (AGC) circuit coupled to said DGC for controlling the CDS circuit and the DGC, as well as shutter timing for shutter gain.

    摘要翻译： 用于电荷耦合器件（CCD）或CMOS成像系统的图像处理器系统包括基于直方图的自动增益控制（AGC）电路，其首先通过调整所述CCD系统来控制增益，然后对于较高的增益电平进行增益，使所述 CDSVGA电路和数字增益电路，以产生组合的目标增益电平。 一种用于成像器件的处理系统包括用于产生成像器信号的相机系统，用于从成像器接收数据的相关双样本（CDS）电路，可变增益放大器（VGA），模数转换器（ADC） 耦合到所述CDS电路，耦合到所述ADC的数字增益电路（DGC）以及耦合到所述DGC的用于控制CDS电路和DGC的自动增益控制（AGC）电路以及用于快门增益的快门定时。

    Digital access arrangement circuitry and method for connecting to phone lines having a DC holding circuit with programmable current limiting
    17.
    发明授权
    Digital access arrangement circuitry and method for connecting to phone lines having a DC holding circuit with programmable current limiting 失效
    用于连接到具有可编程限流的DC保持电路的电话线路的数字接入配置电路和方法

    公开(公告)号：US07515672B2

    公开(公告)日：2009-04-07

    申请号：US10679013

    申请日：2003-10-03

    申请人： Timothy J. Dupuis ,  George Tyson Tuttle ,  Jeffrey W. Scott ,  Navdeep S. Sooch ,  David R. Welland

    发明人： Timothy J. Dupuis ,  George Tyson Tuttle ,  Jeffrey W. Scott ,  Navdeep S. Sooch ,  David R. Welland

    IPC分类号： H04L23/00

    CPC分类号： H04L25/06 ,  H04L7/033 ,  H04L25/0266 ,  H04M11/06 ,  H04M19/001

    摘要： A digital direct access arrangement (DAA) circuitry may be used to terminate the telephone connections at the user's end that provides a communication path for signals to and from the phone lines. Briefly described, the DAA provides a programmable circuit for the DC termination for a variety of international phone standards. The invention may also be utilized with circuitry for transmitting and receiving a signal across a capacitive isolation barrier. More particularly, a DC holding circuit is provided in which a programmable DC current limiting mode is available. In the current limiting mode, power may be dissipated in devices external to a DAA integrated circuit. Moreover, much of the power may be dissipated in external passive devices, such as resistors.

    摘要翻译： 可以使用数字直接访问布置（DAA）电路来终止在用户端的电话连接，其提供用于到达和来自电话线的信号的通信路径。 简要描述，DAA为各种国际电话标准的DC终端提供可编程电路。 本发明还可以用于跨电容隔离屏障发送和接收信号的电路。 更具体地，提供了一种DC可编程直流限流模式可用的直流保持电路。 在限流模式下，功率可能会在DAA集成电路外部的器件中耗散。 此外，大部分功率可能会在外部无源器件（如电阻）中消散。

    Digital access arrangement circuitry and method for connecting to phone lines having a DC holding circuit with switchable DC termination impedance
    18.
    发明授权
    Digital access arrangement circuitry and method for connecting to phone lines having a DC holding circuit with switchable DC termination impedance 失效
    用于连接到具有可切换DC终端阻抗的DC保持电路的电话线路的数字接入布置电路和方法

    公开(公告)号：US07362841B2

    公开(公告)日：2008-04-22

    申请号：US10292290

    申请日：2002-11-12

    申请人： Timothy J. Dupuis ,  George Tyson Tuttle ,  Jeffrey W. Scott ,  Navdeep S. Sooch ,  David R. Welland

    发明人： Timothy J. Dupuis ,  George Tyson Tuttle ,  Jeffrey W. Scott ,  Navdeep S. Sooch ,  David R. Welland

    IPC分类号： H04L23/00

    CPC分类号： H04L25/06 ,  H04L7/033 ,  H04L25/0266 ,  H04M11/06 ,  H04M19/001

    摘要： A digital direct access arrangement (DAA) circuitry may be used to terminate the telephone connections at the user's end that provides a communication path for signals to and from the phone lines. Briefly described, the DAA provides a programmable means for the DC termination for a variety of international phone standards. The invention may also be utilized with means for transmitting and receiving a signal across a capacitive isolation barrier. More particularly, a DC holding circuit is provided in which a programmable DC current limiting mode is available. In the current limiting mode, power may be dissipated in devices external to a DAA integrated circuit. Moreover, much of the power may be dissipated in external passive devices, such as resistors.

    摘要翻译： 可以使用数字直接访问布置（DAA）电路来终止在用户端的电话连接，其提供用于到达和来自电话线的信号的通信路径。 简要描述，DAA提供用于各种国际电话标准的DC终端的可编程装置。 本发明还可以用于在电容隔离屏障上传输和接收信号的装置。 更具体地，提供了一种DC可编程直流限流模式可用的直流保持电路。 在限流模式下，功率可能会在DAA集成电路外部的器件中耗散。 此外，大部分功率可能会在外部无源器件（如电阻）中消散。

    Correlated double sampling variable gain amplifier circuit for use in a digital camera
    19.
    发明授权
    Correlated double sampling variable gain amplifier circuit for use in a digital camera 有权
    用于数码相机的相关双倍可变增益放大器电路

    公开(公告)号：US07289145B2

    公开(公告)日：2007-10-30

    申请号：US11415000

    申请日：2006-05-01

    申请人： Sandra Marie Johnson ,  Shih-Chung Chao ,  Nadi Rafik Itani ,  Caiyi Wang ,  Brannon Craig Harris ,  Ash Prabala ,  Douglas R. Holberg ,  Alan Hansford ,  Syed Khalid Azim ,  David R. Welland

    发明人： Sandra Marie Johnson ,  Shih-Chung Chao ,  Nadi Rafik Itani ,  Caiyi Wang ,  Brannon Craig Harris ,  Ash Prabala ,  Douglas R. Holberg ,  Alan Hansford ,  Syed Khalid Azim ,  David R. Welland

    IPC分类号： H04N5/235

    CPC分类号： H04N5/3575 ,  H04N5/335 ,  H04N5/361

    摘要： An image processor system for a charge coupled device (CCD) or CMOS imaging system includes a correlated double sample and variable gain (CDSVGA) circuit for receiving data from a CCD system and an automatic gain control (AGC) circuit which first controls gain by adjusting said CCD system and then for yet a higher gain level makes gain adjustments in said CDSVGA circuit AND a digital gain circuit to produce a combined target gain level. A processing system for an imager device includes a camera system for producing an imager signal, a correlated double sample (CDS) circuit for receiving data from an imager, a variable gain amplifier (VGA), an analog-to-digital converter (ADC) coupled to said CDS circuit, a digital gain circuit (DGC) coupled to said ADC, and an automatic gain control (AGC) circuit coupled to said DGC for controlling the CDS circuit and the DGC. The processing circuitry includes an analog front end and a digital signal processing system for capturing full motion video and outputting a CCIR 601 4:2:2 YCrCb video data output for presentation on a user selected display.

    摘要翻译： 用于电荷耦合器件（CCD）或CMOS成像系统的图像处理器系统包括用于从CCD系统接收数据的相关双样本和可变增益（CDSVGA）电路以及首先通过调整来控制增益的自动增益控制（AGC）电路 所述CCD系统然后为了更高的增益水平，使得所述CDSVGA电路和数字增益电路中的增益调整产生组合的目标增益电平。 一种用于成像器件的处理系统包括用于产生成像器信号的相机系统，用于从成像器接收数据的相关双样本（CDS）电路，可变增益放大器（VGA），模数转换器（ADC） 耦合到所述CDS电路，耦合到所述ADC的数字增益电路（DGC）以及耦合到所述DGC的用于控制CDS电路和DGC的自动增益控制（AGC）电路。 处理电路包括模拟前端和数字信号处理系统，用于捕获全运动视频并输出CCIR 601 4：2：2 YCrCb视频数据输出以便呈现在用户选择的显示器上。