中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

41 records (took 0.021 seconds)

    Pre-compensation of memory threshold voltage
    21.
    发明授权
    Pre-compensation of memory threshold voltage 有权

    公开(公告)号：US10134481B2

    公开(公告)日：2018-11-20

    申请号：US15449426

    申请日：2017-03-03

    Applicant: MICRON TECHNOLOGY, INC.

    Inventor： Tommaso Vali ,  Andrea D'Alessandro ,  Violante Moschiano ,  Mattia Cichocki ,  Michele Incarnati ,  Federica Paolini

    IPC: G11C16/04 ,  G11C16/34 ,  G11C11/56 ,  G11C16/10 ,  G11C16/26 ,  G11C16/14

    Abstract: Methods of operating a memory include storing a first target data state of multiple possible data states of a first memory cell to be programmed in a target data latch coupled to a data node, storing at least one bit of a second target data state of the multiple possible data states of a second memory cell to be programmed in an aggressor data latch coupled to the data node, and programming the first memory cell and performing a program verify operation for the first target data state to determine if the first memory cell is verified for the first target data state. The program verify operation including: an intermediate verify corresponding to an amount of aggression to apply a voltage to the data node when performing the intermediate verify, based on the at least one bit of the second target state stored in the aggressor data latch; and a program verify corresponding to a condition of no aggression to apply to the voltage to the data node when performing the program verify, based on the at least one bit of the second target state stored in the aggressor data latch. The methods including inhibiting the first memory cell from further programming if the first memory cell is verified during the intermediate verify and the at least one bit in the aggressor data latch corresponds to the particular amount of aggression, or the first memory cell is verified during the program verify and the at least one bit in the aggressor data latch corresponds to the condition of no aggression. The second memory cell is a neighbor of the first memory cell.

    Memory cell sensing using a boost voltage
    23.
    发明授权
    Memory cell sensing using a boost voltage 有权
    使用升压电压进行存储单元感应

    公开(公告)号：US09036426B2

    公开(公告)日：2015-05-19

    申请号：US14132124

    申请日：2013-12-18

    Applicant: Micron Technology, Inc.

    Inventor： Violante Moschiano ,  Domenico Di Cicco ,  Andrea D'Alessandro

    IPC: G11C16/06 ,  G11C16/26 ,  G11C11/56 ,  G11C16/34 ,  G11C16/04

    CPC classification number: G11C16/26 ,  G11C11/5642 ,  G11C16/0483 ,  G11C16/3436

    Abstract: The present disclosure includes devices, methods, and systems including memory cell sensing using a boost voltage. One or more embodiments include pre-charging and/or floating a data line associated with a selected memory cell, boosting the pre-charged and/or floating data line, and determining a state of the selected memory cell based on a sensed discharge of the data line after boosting the data line.

    Abstract translation: 本公开包括包括使用升压电压的存储器单元感测的装置，方法和系统。 一个或多个实施例包括预先充电和/或浮动与所选择的存储器单元相关联的数据线，升压预充电和/或浮置数据线，以及基于感测到的放电，确定所选择的存储器单元的状态 提升数据线后的数据线。

    Bitline driver isolation from page buffer circuitry in memory device
    24.
    发明授权
    Bitline driver isolation from page buffer circuitry in memory device 有权

    公开(公告)号：US11688466B2

    公开(公告)日：2023-06-27

    申请号：US17678960

    申请日：2022-02-23

    Applicant: Micron Technology, Inc.

    Inventor： Violante Moschiano ,  Dheeraj Srinivasan ,  Andrea D'Alessandro

    IPC: G11C16/24 ,  G11C16/04 ,  G11C16/26

    CPC classification number: G11C16/24 ,  G11C16/0483 ,  G11C16/26

    Abstract: A page buffer circuit in a memory device includes a logic element configured to perform a series of calculations pertaining to one or more memory access operations and generate a plurality of calculation results associated with the series of calculations and a dynamic memory element coupled with the logic element and configured to store the plurality of calculation results. The page buffer circuit further includes an isolation element coupled between the logic element and the dynamic memory element, the isolation element to permit a calculation result from the logic element to pass to the dynamic memory element when activated and a circuit coupled to the dynamic memory element and configured to perform pre-charging operations associated with the one or more memory access operations and based at least in part on the plurality of calculation results stored in the dynamic memory element. The circuit coupled to the dynamic memory element can perform a first operation on the memory array based at least in part on a first calculation result stored in the dynamic memory element during a first period of time when the isolation element is deactivated to disconnect the logic element from the dynamic memory element, and the logic element is configured to concurrently generate a second calculation result during the first period of time.

    HYBRID ROUTINE FOR A MEMORY DEVICE
    26.
    发明申请
    HYBRID ROUTINE FOR A MEMORY DEVICE 有权

    公开(公告)号：US20220277796A1

    公开(公告)日：2022-09-01

    申请号：US17747516

    申请日：2022-05-18

    Applicant: Micron Technology, Inc.

    Inventor： Shannon Marissa Hansen ,  Fulvio Rori ,  Andrea D'Alessandro ,  Jason Lee Nevill ,  Chiara Cerafogli

    IPC: G11C16/20 ,  G11C16/04 ,  G11C16/24 ,  G11C16/26 ,  G06F3/06

    Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.

    Hybrid routine for a memory device
    27.
    发明授权
    Hybrid routine for a memory device 有权

    公开(公告)号：US11355200B2

    公开(公告)日：2022-06-07

    申请号：US16996363

    申请日：2020-08-18

    Applicant: Micron Technology, Inc.

    Inventor： Shannon Marissa Hansen ,  Fulvio Rori ,  Andrea D'Alessandro ,  Jason Lee Nevill ,  Chiara Cerafogli

    IPC: G11C16/20 ,  G11C16/04 ,  G11C16/24 ,  G11C16/26 ,  G06F3/06 ,  H01L27/11582 ,  H01L27/11556

    Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.

    Bitline driver isolation from page buffer circuitry in memory device
    28.
    发明授权
    Bitline driver isolation from page buffer circuitry in memory device 有权

    公开(公告)号：US11276470B2

    公开(公告)日：2022-03-15

    申请号：US16947091

    申请日：2020-07-17

    Applicant: Micron Technology, Inc.

    Inventor： Violante Moschiano ,  Dheeraj Srinivasan ,  Andrea D'Alessandro

    IPC: G11C16/24 ,  G11C16/04 ,  G11C16/26

    Abstract: A page buffer circuit in a memory device includes a logic element configured to perform a series of calculations pertaining to one or more memory access operations and generate a plurality of calculation results associated with the series of calculations and a dynamic memory element coupled with the logic element and configured to store the plurality of calculation results. The page buffer circuit further includes an isolation element coupled between the logic element and the dynamic memory element, the isolation element to permit a calculation result from the logic element to pass to the dynamic memory element when activated and one or more bitline driver circuits coupled to the dynamic memory element and configured to perform pre-charging operations associated with the one or more memory access operations and based at least in part on the plurality of calculation results stored in the dynamic memory element. The one or more bitline driver circuits can perform a first pre-charging operation on the memory array based at least in part on a first calculation result stored in the dynamic memory element during a first period of time when the isolation element is deactivated to disconnect the logic element from the dynamic memory element, and the logic element is configured to concurrently generate a second calculation result during the first period of time.

Patent Agency Ranking