-
公开(公告)号：US20240380184A1
公开(公告)日：2024-11-14
申请号：US18144984
申请日：2023-05-09
Applicant: Mellanox Technologies, Ltd.
Inventor： Vladimir Iakovlev , Yuri Berk , Isabelle Cestier , Elad Mentovich
Abstract: Some embodiments of the present invention are directed to a tunnel junction for a vertical-cavity surface-emitting laser (VCSEL) that controls optical and current confinement within the VCSEL. The tunnel junction may define an electrical current injection area and an optical aperture for the VCSEL and may include a heavily p++ doped p-type material and a heavily n++ doped n-type material disposed on the p-type material. At least a portion of the outer edges of the n-type material are etched such that the n-type material has a cross-sectional area that is less than a cross-sectional area of the p-type material. By removing a portion of n-type material near the outer edge of the tunnel junction, a sloped effective refractive index is formed, and an effective area of the tunnel junction is changed, which increases the overlap of the current density and the optical field of the VCSEL.
-
公开(公告)号：US20240372923A1
公开(公告)日：2024-11-07
申请号：US18143411
申请日：2023-05-04
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Gal Shalom , Omri Kahalon , Adi Horowitz , Aviad Shaul Yehezkel , Eliav Bar-Ilan
IPC: H04L67/141 , H04L67/02 , H04L69/16 , H04L69/22
Abstract: A system for transmitting data is described, among other things. An illustrative system is disclosed to include one or more circuits to perform transmitting message-based data over packets. The circuits are capable of identifying a first message, transmitting a first portion of the first message in a first packet, the first packet including a bit indicating the first packet is message-based, and transmitting an end portion of the first message in a second packet, the second packet including a first bit indicating the second packet is message-based and a second bit indicating the second packet comprises the end portion of the first message.
-
公开(公告)号：US20240370579A1
公开(公告)日：2024-11-07
申请号：US18142968
申请日：2023-05-03
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Dotan Finkelshtein , Michael Tahar , Irit Granovsky , Yaniv Strassberg , Guy-Avraham Harel
Abstract: A system, circuit, and method are described, among other things. An illustrative system is disclosed to include a processor and a memory storing data for processing by the processor. The data, when processed, causes the processor to receive an initiator message comprising a request to access one or more registers of a plurality of registers, determine that the initiator message corresponds to an entry of a privilege access table, determine a configured level of access control for the initiator message to access the one or more requested registers based at least in part on a group mapping table, and provide a level of access to the one or more requested registers corresponding to the received initiator message based on the initiator message corresponding to the entry of the privilege access table and based, at least in part, on the determined configured level of access control.
-
公开(公告)号：US12131132B2
公开(公告)日：2024-10-29
申请号：US17180993
申请日：2021-02-22
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Adir Zevulun , Uria Basher , Nir Shmuel , Ben Witulski
IPC: G06F7/72
CPC classification number: G06F7/728
Abstract: An Integrated Montgomery Calculation Engine (IMCE), for multiplying two multiplicands modulo a predefined number, includes a Carry Save Adder (CSA) circuit and control circuitry. The CSA circuit has multiple inputs, and has outputs including a sum output and a carry output. The control circuitry is coupled to the inputs and the outputs of the CSA circuit and is configured to operate the CSA circuit in at least (i) a first setting that calculates a Montgomery precompute value and (ii) a second setting that calculates a Montgomery multiplication of the two multiplicands.
-
公开(公告)号：US20240354617A1
公开(公告)日：2024-10-24
申请号：US18137755
申请日：2023-04-21
Applicant: Mellanox Technologies, Ltd.
Inventor： Elad Mentovich , Itshak Kalifa
Abstract: Quantum systems, devices, and methods are described herein that enable quantum metrology. An example quantum device includes a first quantum measurement module operably coupled with a first quantum system. The first quantum measurement module applies one or more measurements to the first quantum system and obtains first information associated with the first quantum system based on the one or more measurements. The quantum device further includes a first quantum memory structure operably coupled with the first quantum measurement module. A coherence time window associated with the first quantum memory structure is greater than a coherence time window time associated with the first quantum system. The quantum devices and associated memory structures provide a new methodology for a quantum metrology system.
-
Patent Agency Ranking
公开(公告)号：US20240348417A1
公开(公告)日：2024-10-17
申请号：US18751029
申请日：2024-06-21
Applicant: Mellanox Technologies, Ltd.
Inventor： Igal Kushnir
CPC classification number: H04L7/0016 , G04F10/005 , H03K3/017
Abstract: A system includes a first device coupled with a link which transmits a signal having a repeating pattern, and a second device coupled with the link. The second device is to receive the signal, generate one or more delayed signals from the signal, determine a first duration of a first portion of the repeating pattern and a second duration of a second portion of the repeating pattern using the one or more delayed signals, and adjust a current duty cycle of the signal based on the first duration and the second duration.
-
47.发明授权公开(公告)号：US12114416B2
公开(公告)日：2024-10-08
申请号：US17517693
申请日：2021-11-03
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Elad Mentovich , Anna Sandomirsky , Dimitrios Kalavrouziotis
CPC classification number: H05K1/0206 , H01L23/367 , H01L23/38 , H05K1/0298 , H05K1/183 , H05K3/30 , H01L23/13 , H10N10/13
Abstract: A semiconductor device assembly (10) includes a multi-layer printed circuit board (PCB—40), a thermoelectric cooler (TEC—30), a chip (22), and packaged integrated circuitry (IC—26). The multi-layer PCB includes a lateral heat conducting path (60) formed in a recessed area (44) of the PCB. The TEC and the chip are disposed on the PCB, side-by-side to one another over the lateral heat conducting path. The TEC is configured to evacuate heat from the chip via the lateral heat conducting path, and to dissipate the evacuated heat via a first end of a heat sink (33) in thermal contact with the TEC. The packaged IC is disposed on an un-recessed area of the PCB, wherein the packaged IC is configured to dissipate heat via a second end of the heat sink that is in thermal contact with the packaged IC.
-
公开(公告)号：US12107767B2
公开(公告)日：2024-10-01
申请号：US17715167
申请日：2022-04-07
Applicant: Mellanox Technologies Ltd.
Inventor： Yuval Shpigelman , Idan Borshteen , Noam Bloch
IPC: H04L47/25 , H04L43/106 , H04L47/263 , H04L47/283
CPC classification number: H04L47/25 , H04L43/106 , H04L47/263 , H04L47/283
Abstract: A device and method may alter the transmission rate of data sent across a computer network based on a time to receive an acknowledgement in response to a packet sent over the network. An embodiment may transmit packets across the computer network according to a rate R, where R is determined based at least on a number of bytes to be sent during a window (cwnd) divided by a duration of time (RTT); and modify RTT based on a current round trip time of a packet sent over the network (e.g. based on a time to receive an acknowledgement in response to a packet sent over the network).
-
公开(公告)号：US20240323123A1
公开(公告)日：2024-09-26
申请号：US18310550
申请日：2023-05-02
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Xiaoqi Ding , Wei Cheng , Hong Li
Abstract: A communication system (20) includes a plurality of Network Interface Controllers (NICs) (32) and one or more processors (28, 62, 64). The plurality of NICs are to connect multiple hosts to a communication network, the NICs supporting a configurable Congestion Control (CC) scheme (80) selected from among multiple CC schemes. The one or more processors are coupled to the communication network, and are to receive performance indicators indicative of congestion states occurring in the communication network due to communication of the hosts with one another over the communication network, the performance indicators being associated with respective times of occurrence, select respective CC schemes for one or more of the NICs based on the performance indicators and corresponding times of occurrence, and provision the selected CC schemes in the one or more of the NICs.
-
公开(公告)号：US20240314067A1
公开(公告)日：2024-09-19
申请号：US18120822
申请日：2023-03-13
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor： Yoav Menes , Guy Rozenberg Kunievsky , Daniel Klein , Vladimir Koushnir , Michael Avimelech Gandelman Milgrom , Eitan Zahavi , Matty Kadosh
IPC: H04L45/00 , H04L45/18 , H04L49/113
CPC classification number: H04L45/54 , H04L45/18 , H04L45/22 , H04L49/113
Abstract: A network device, communication system, and method are provided. In one example, a network device is described that includes a plurality of switching elements, each switching element in the plurality of switching elements corresponding to a different plane from a plurality of planes in a planarized network. The network device also includes a ring mechanism generated based on a set of rules that permits inter-plane connectivity between the plurality of switching elements.
-
-
-
-
-
-
-
-
-
Search Results
1488
records
(took 0.139 seconds)
