利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

171 条记录 (耗时 0.035 秒)

    Process for the preparation of doped pentasil-type zeolites using a doped reactant
    53.
    发明授权
    Process for the preparation of doped pentasil-type zeolites using a doped reactant 有权
    使用掺杂的反应物制备掺杂的pentasil型沸石的方法

    公开(公告)号：US06969692B2

    公开(公告)日：2005-11-29

    申请号：US10647632

    申请日：2003-08-25

    申请人： Mike Brady ,  Erik Jeroen Laheij ,  Paul O'Connor ,  Dennis Stamires

    发明人： Mike Brady ,  Erik Jeroen Laheij ,  Paul O'Connor ,  Dennis Stamires

    IPC分类号： B01J29/04 ,  B01J29/40 ,  C01B39/06 ,  B01J29/06

    CPC分类号： B01J29/04 ,  B01J29/405 ,  C01B39/06 ,  C01B39/065

    摘要： A process for the preparation of a metal-doped pentasil-type zeolite comprising the steps of: a) preparing an aqueous precursor mixture comprising a silicon source and an aluminum source, at least one of these sources being doped with a rare earth metal or a transition metal of Groups Vb–VIIIb, Ib, or IIb of the Periodic System, and b) thermally treating the precursor mixture to form a metal-doped pentasil-type zeolite. With this process, metal-doped pentasil-type zeolites can be prepared while the risk of precipitation of the dopant as a separate phase is minimized.

    摘要翻译： 一种制备金属掺杂的pentasil型沸石的方法，包括以下步骤：a）制备包含硅源和铝源的水性前体混合物，这些源中的至少一个掺杂有稀土金属或 元素周期系Vb-VIIIb族，Ib族或IIb族的过渡金属，和b）热处理前体混合物以形成金属掺杂的pentasil型沸石。 通过该方法，可以制备金属掺杂的pentasil型沸石，同时使作为分离相的掺杂剂的沉淀的风险最小化。

    Process for the preparation of catalysts comprising a pentasil-type zeolite
    55.
    发明授权
    Process for the preparation of catalysts comprising a pentasil-type zeolite 失效
    用于制备包含pentasil型沸石的催化剂的方法

    公开(公告)号：US06887457B2

    公开(公告)日：2005-05-03

    申请号：US10647853

    申请日：2003-08-25

    申请人： Paul O'Connor ,  Dennis Stamires

    发明人： Paul O'Connor ,  Dennis Stamires

    IPC分类号： B01D53/86 ,  B01J23/00 ,  B01J29/40 ,  B01J37/00 ,  B01J37/10 ,  C01B39/36

    CPC分类号： B01J37/0045 ,  B01D53/8609 ,  B01D53/8628 ,  B01J23/007 ,  B01J29/40 ,  B01J37/10 ,  B01J2229/42 ,  Y10S423/22

    摘要： A process for the preparation of a composition comprising a pentasil-type zeolite, which process comprises the following steps:a) hydrothermally treating an aqueous slurry comprising an aluminium source, a silicon source, a seeding material, and optionally a divalent metal source, thereby forming a pentasil-type zeolite and at least one other compound, andb) shaping the product of step a). Examples of the at least one other compound are anionic clay, cationic clay, Si—Al cogel, and (pseudo)boehmite.

    摘要翻译： 一种制备包含pentasil型沸石的组合物的方法，该方法包括以下步骤：a）水热处理包含铝源，硅源，接种材料和任选的二价金属源的含水浆料，由此 形成pentasil型沸石和至少一种其它化合物，和b）使步骤a）的产物成形。 至少一种其他化合物的实例是阴离子粘土，阳离子粘土，Si-Al共凝胶和（假）勃姆石。

    Molecular sieves of faujasite structure
    57.
    发明授权
    Molecular sieves of faujasite structure 失效
    八面沸石结构分子筛

    公开(公告)号：US06756029B2

    公开(公告)日：2004-06-29

    申请号：US10164926

    申请日：2002-06-07

    申请人： Yiu Lau Lam ,  Alvaro Saavedra ,  Alexandre de Figueiredo Costa ,  Anselmo da Silva Santos ,  Gustavo Torres Moure ,  Rodolfo Eugenio Roncolatto ,  Dennis Stamires ,  Paul O'Connor

    发明人： Yiu Lau Lam ,  Alvaro Saavedra ,  Alexandre de Figueiredo Costa ,  Anselmo da Silva Santos ,  Gustavo Torres Moure ,  Rodolfo Eugenio Roncolatto ,  Dennis Stamires ,  Paul O'Connor

    IPC分类号： C01B3924

    CPC分类号： C10G11/05 ,  B01J29/084 ,  C01B39/24 ,  C10G49/08 ,  Y10S423/21

    摘要： A process for preparing molecular sieves of type Y faujasite structure is described, as well as pre-shaped bodies of faujasite structure type Y molecular sieves. The process comprises preparing a precursor gel from a source of silica-alumina or a source of alumina and a source of silica with a template agent at a SiO2/Al2O3 greater than 7 and suitable for forming a type Y zeolite, drying the precursor gel and contacting the dried precursor gel with steam, optionally followed by caustic washing, without the formation of crystalline phases other than type Y zeolite being observed. Advantageously, the pre-shaped bodies prepared with the precursor gel of Y zeolite, when subjected to the process of the invention, will have their outer surface covered by type Y zeolite crystals. The molecular sieves so obtained may be employed as catalysts or adsorbents in various processes of the chemical or oil industry.

    摘要翻译： 描述了制备Y型八面沸石结构的分子筛的方法，以及Y型分子筛的八面沸石结构体的预制体。 该方法包括从二氧化硅 - 氧化铝源或氧化铝源和二氧化硅源以二氧化硅/ Al 2 O 3大于7的模板剂制备前体凝胶并适于形成Y型沸石，干燥前体凝胶和 使干燥的前体凝胶与蒸汽接触，任选地随后进行苛性碱洗涤，而不形成除Y型沸石以外的结晶相。 有利的是，当用Y沸石的前体凝胶制备的预制体在进行本发明的方法时，其外表面将被Y型沸石晶体覆盖。 如此获得的分子筛可用作化学或石油工业的各种方法中的催化剂或吸附剂。

    Offset-free rail-to-rail derandomizing peak detect-and-hold circuit
    59.
    发明授权
    Offset-free rail-to-rail derandomizing peak detect-and-hold circuit 有权
    无偏移轨至轨脱轨峰值检测和保持电路

    公开(公告)号：US06512399B1

    公开(公告)日：2003-01-28

    申请号：US09999237

    申请日：2001-12-03

    申请人： Gianluigi DeGeronimo ,  Paul O'Connor ,  Anand Kandasamy

    发明人： Gianluigi DeGeronimo ,  Paul O'Connor ,  Anand Kandasamy

    IPC分类号： G11C706

    CPC分类号： G11C27/026

    摘要： A peak detect-and-hold circuit eliminates errors introduced by conventional amplifiers, such as common-mode rejection and input voltage offset. The circuit includes an amplifier, three switches, a transistor, and a capacitor. During a detect-and-hold phase, a hold voltage at a non-inverting in put terminal of the amplifier tracks an input voltage signal and when a peak is reached, the transistor is switched off, thereby storing a peak voltage in the capacitor. During a readout phase, the circuit functions as a unity gain buffer, in which the voltage stored in the capacitor is provided as an output voltage. The circuit is able to sense signals rail-to-rail and can readily be modified to sense positive, negative, or peak-to-peak voltages. Derandomization may be achieved by using a plurality of peak detect-and-hold circuits electrically connected in parallel.

    摘要翻译： 峰值检测和保持电路消除了常规放大器引入的误差，例如共模抑制和输入电压偏移。 该电路包括放大器，三个开关，晶体管和电容器。 在检测和保持阶段期间，放大器的非反相输入端子处的保持电压跟踪输入电压信号，并且当达到峰值时，晶体管被关断，从而在电容器中存储峰值电压。 在读出阶段期间，电路用作单位增益缓冲器，其中存储在电容器中的电压被提供为输出电压。 该电路能够检测轨到轨信号，并且可以容易地修改以检测正，负或峰 - 峰电压。 可以通过使用并联电连接的多个峰值检测和保持电路来实现差分化。